
– vi –
LIST OF FIGURES (2/3)
Figure No.
Title
Page
5-21
5-22
5-23
5-24
5-25
5-26
5-27
5-28
5-29
5-30
5-31
5-32
5-33
5-34
5-35
5-36
5-37
5-38
5-39
5-40
5-41
5-42
5-43
5-44
5-45
5-46
5-47
5-48
5-49
5-50
5-51
5-52
5-53
5-54
5-55
5-56
5-57
5-58
Format of Clock Output Mode Register.................................................................................
Application Example of Remote Controller Waveform Output ..............................................
Block Diagram of Basic Interval Timer/Watchdog Timer.......................................................
Format of Basic Interval Timer Mode Register......................................................................
Format of Watchdog Timer Enable Flag (WDTM).................................................................
Block Diagram of Watch Timer .............................................................................................
Format of Watch Mode Register ...........................................................................................
Block Diagram of Timer/Event Counter (Channel 0) .............................................................
Block Diagram of Timer/Event Counter (Channel 1) .............................................................
Format of Timer/Event Counter Mode Register (Channel 0) ................................................
Format of Timer/Event Counter Mode Register (Channel 1) ................................................
Format of Timer/Event Counter Output Enable Flag.............................................................
Setting of Timer/Event Counter Mode Register (for 8-bit mode)...........................................
Setting of Timer/Event Counter Output Enable Flag .............................................................
Configuration When Timer/Event Counter Operates ............................................................
Count Operation Timing ........................................................................................................
Setting of Timer/Event Counter Mode Registers...................................................................
Setting of Timer/Event Counter Output Enable Flag .............................................................
Configuration When Timer/Event Counter Operates ............................................................
Timing of Count Operation ....................................................................................................
Block Diagram of Serial Interface..........................................................................................
Format of Serial Operation Mode Register (CSIM) ...............................................................
Format of Serial Bus Interface Control Register (SBIC)........................................................
Peripheral Circuits of Shift Register ......................................................................................
Example of System Configuration in 3-Line Serial I/O Mode ................................................
Timing in 3-Line Serial I/O mode...........................................................................................
Operations of RELT and CMDT ............................................................................................
Transfer Bit Select Circuit .....................................................................................................
Example of System Configuration in 2-Line Serial I/O Mode ................................................
Timing in 2-Line Serial I/O Mode...........................................................................................
Operations of RELT and CMDT ............................................................................................
Configuration of SCK/P01 Pin ...............................................................................................
Block Diagram of A/D Converter ...........................................................................................
Format of A/D Conversion Mode Register ............................................................................
Timing Chart of A/D Conversion ...........................................................................................
Relation between Analog Input Voltage and Result of A/D Conversion (ideal case) ............
Handling of Analog Input Pins ...............................................................................................
Format of Bit Sequential Buffer .............................................................................................
101
102
103
105
106
113
115
117
118
120
121
123
125
126
129
129
132
133
136
136
146
148
151
152
155
158
159
160
165
168
169
172
173
175
178
179
180
181