
17
LIST OF FIGURES (3/5)
Fig. No.
Title
Page
9-2
9-3
9-4
9-5
Format of Oscillation Stabilization Time Selection Register (OSTS)......................................................
Format of Watchdog Timer Clock Selection Register (WDCS)...............................................................
Format of Watchdog Timer Mode Register (WDTM)..............................................................................
Format of Oscillation Stabilization Time Selection Register (OSTS)......................................................
203
204
205
208
10-1
10-2
10-3
10-4
10-5
10-6
10-7
10-8
10-9
10-10
10-11
10-12
10-13
10-14
10-15
10-16
10-17
10-18
10-19
10-20
10-21
10-22
10-23
10-24
10-25
10-26
Block Diagram of 3-wire Serial I/O..........................................................................................................
Format of Serial Operation Mode Register 0-2 (CSIM0-CSIM2) ............................................................
Format of Serial Clock Selection Registers 0-2 (CSIS0-CSIS2).............................................................
Format of Serial Operation Mode Register 0-2 (CSIM0-CSIM2) ............................................................
Format of Serial Operation Mode Registers 0-2 (CSIM0-CSIM2)...........................................................
Timing of 3-wire Serial I/O Mode ............................................................................................................
Block Diagram of I
Serial Bus Configuration Example Using I
Format of IIC Control Register (IICC0) ...................................................................................................
Format of IIC Status Register (IICS0).....................................................................................................
Format of IIC Clock Select Register (IICCL0).........................................................................................
Pin Configuration Diagram......................................................................................................................
I
Start Conditions......................................................................................................................................
Address ..................................................................................................................................................
Transfer Direction Specification..............................................................................................................
ACK Signal .............................................................................................................................................
Stop Condition........................................................................................................................................
Wait Signal .............................................................................................................................................
Arbitration Timing Example.....................................................................................................................
Communication Reservation Timing.......................................................................................................
Timing for Accepting Communication Reservations...............................................................................
Communication Reservation Flow Chart ................................................................................................
Master Operation Flow Chart..................................................................................................................
Slave Operation Flow Chart....................................................................................................................
Example of Master to Slave Communication
(when 9-clock Wait Is Selected for Both Master and Slave)...................................................................
Example of Slave to Master Communication
(when 9-clock Wait Is Selected for Both Master and Slave)...................................................................
Block Diagram of UARTn........................................................................................................................
Format of Asynchronous Serial Interface Mode Register 0, 1 (ASIM0, ASIM1).....................................
Format of Asynchronous Serial Interface Status Registers 0, 1 (ASIS0, ASIS1) ...................................
Format of Baud Rate Generator Control Registers 0, 1 (BRGC0, BRGC1)............................................
Format of Baud Rate Generator Mode Control Registers 0, 1 (BRGMC0, BRGMC1)............................
Error Tolerance (when k = 0), including Sampling Errors.......................................................................
Format of Transmit/Receive Data in Asynchronous Serial Interface......................................................
Timing of Asynchronous Serial Interface Transmit Completion Interrupt ...............................................
Timing of Asynchronous Serial Interface Receive Completion Interrupt ................................................
Receive Error Timing..............................................................................................................................
210
211
212
213
214
215
218
219
223
227
230
232
233
233
234
235
236
237
238
264
267
268
269
271
272
2
C...............................................................................................................................
2
C Bus...................................................................................
2
C Bus’s Serial Data Transfer Timing ....................................................................................................
274
10-27
277
281
283
284
285
286
294
295
297
298
299
10-28
10-29
10-30
10-31
10-32
10-33
10-34
10-35
10-36
10-37