參數(shù)資料
型號(hào): μPD4564323
廠商: NEC Corp.
英文描述: 64M-bit Synchronous DRAM(64M 同步動(dòng)態(tài)RAM)
中文描述: 6400位同步DRAM(6400同步動(dòng)態(tài)RAM)的
文件頁(yè)數(shù): 8/82頁(yè)
文件大小: 659K
代理商: ΜPD4564323
8
μ
PD4564323
Preliminary Data Sheet
1. Input / Output Pin Function
Pin name
Input / Output
Function
CLK
Input
CLK is the master clock input. Other inputs signals are referenced to the CLK rising
edge.
CKE
Input
CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising
edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock
is not issued and the
μ
PD4564323 suspends operation.
When the
μ
PD4564323 is not in burst mode and CKE is negated, the device enters
power down mode. During power down mode, CKE must remain low.
/CS
Input
/CS low starts the command input cycle. When /CS is high, commands are ignored
but operations continue.
/RAS, /CAS, /WE
Input
/RAS, /CAS and /WE have the same symbols on conventional DRAM but different
functions. For details, refer to the command table.
A0 - A10
Input
Row Address is determined by A0 - A10 at the CLK (clock) rising edge in the active
command cycle.
Column Address is determined by A0 - A7 at the CLK rising edge in the read or write
command cycle.
A10 defines the precharge mode. When A10 is high in the precharge command cycle,
all banks are precharged; when A10 is low, only the bank selected by BA0 and BA1 is
precharged.
When A10 is high in read or write command cycle, the precharge starts automatically
after the burst access.
BA0, BA1
Input
BA0 and BA1 are the bank select signal (BS). In command cycle, BA0 and BA1 low
select bank A, BA0 low and BA1 high select bank C, BA0 high and BA1 low select
bank B and then BA0 and BA1 high select bank D.
DQM0 - DQM3
Input
DQM controls I/O buffers. DQM0 controls DQ0 - DQ7, DQM1 controls DQ8 - DQ15,
DQM2 controls DQ16 - DQ23, DQM3 controls DQ24 - DQ31.
In read mode, DQM controls the output buffers like a conventional /OE pin.
DQM high and DQM low turn the output buffers off and on, respectively.
The DQM latency for the read is two clocks.
In write mode, DQM controls the word mask. Input data is written to the memory cell if
DQM is low but not if DQM is high.
The DQM latency for the write is zero.
DQ0 - DQ31
Input / Output
DQ pins have the same function as I/O pins on a conventional DRAM.
V
CC
, V
SS
, V
CC
Q,
V
SS
Q
(Power supply)
V
CC
and V
SS
are power supply pins for internal circuits. V
CC
Q and V
SS
Q are power
supply pins for the output buffers.
相關(guān)PDF資料
PDF描述
μPD45D128164 128 M-bit Synchronous DRAM with Double Data Rate(128 同步動(dòng)態(tài)RAM)
μPD45D128442 128 M-bit Synchronous DRAM with Double Data Rate(128 同步動(dòng)態(tài)RAM)
μPD45D128842 128 M-bit Synchronous DRAM with Double Data Rate(128 同步動(dòng)態(tài)RAM)
μPD4811650 16M Synchronous Graphics Memory (SGRAM)(16M同步圖形存儲(chǔ)器)
μPD703002 16/32 Bit Single Chip Microcontrollers(16/32 位單片微控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD-45A 功能描述:線性和開(kāi)關(guān)式電源 40W 5V/3.2A 12V/2A RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開(kāi)放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓(通道 1):20 V 輸出電流(通道 1):40 A 商用/醫(yī)用: 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:Rack 長(zhǎng)度: 寬度: 高度:
PD-45B 功能描述:線性和開(kāi)關(guān)式電源 44.8W 5V/3.2A 24V/1.2A RoHS:否 制造商:TDK-Lambda 產(chǎn)品:Switching Supplies 開(kāi)放式框架/封閉式:Enclosed 輸出功率額定值:800 W 輸入電壓:85 VAC to 265 VAC 輸出端數(shù)量:1 輸出電壓(通道 1):20 V 輸出電流(通道 1):40 A 商用/醫(yī)用: 輸出電壓(通道 2): 輸出電流(通道 2): 安裝風(fēng)格:Rack 長(zhǎng)度: 寬度: 高度:
PD45VN6C100 制造商:Banner Engineering 功能描述:SENSOR, PHOTOELECTRIC, PICODOT, CONVERGENT LASER, FOCAL POINT, 1
PD45VN6C100Q 制造商:Banner Engineering 功能描述:Sensor, PicoDot, Convergent Laser, Focal Point: 102mm, Input 10-30VDC, Cable 2m
PD45VN6C200 制造商:Banner Engineering 功能描述:PicoDot: Convergent Laser, Focal Point: 203 mm, Input: 10-30V dc, Outputs: Compl