參數(shù)資料
型號(hào): μPD42S18165
廠商: NEC Corp.
英文描述: 16M- bit CMOS dynamic RAMs(16M CMOS 動(dòng)態(tài)RAM)
中文描述: 1,600位CMOS動(dòng)態(tài)存儲(chǔ)器(1,600的CMOS動(dòng)態(tài)內(nèi)存)
文件頁(yè)數(shù): 6/48頁(yè)
文件大小: 462K
代理商: ΜPD42S18165
μ
PD42S18165, 4218165
6
Hyper Page Mode (EDO)
The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper
page mode (EDO) are as follows.
1. Data output time is extended.
In the hyper page mode (EDO), the output data is held to the next CAS cycle’s falling edge, instead of the rising
edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast
page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the CAS
cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger
than that of the fast page mode even if the CAS cycle time becomes shorter.
2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.
In the hyper page mode (EDO), due to the data extend function, the CAS cycle time can be shorter than in the fast
page mode if the timing margin is the same.
Taking a device whose t
RAC
is 60 ns as an example, the CAS cycle time in the fast page mode is 25 ns while that
in the fast page mode is 40 ns.
In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one
RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.
The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described
in the next page.
Hyper Page Mode (EDO) Read Cycle
t
HPC
t
OEA
t
OEZ
t
AA
t
CAC
Hi - Z
Hi - Z
Row
Col.A
Col.B
Col.C
t
OEA
t
OLZ
RAS
V
IH
V
IL
CAS
V
IH
V
IL
AddressV
IH
V
IL
V
IH
V
IL
OE
V
IH
V
IL
I/O
V
OH
V
OL
Data out A
Data out B
Data out C
Data out C
t
OEZ
t
AA
t
CAC
t
OEZ
t
OEP
t
OEP
t
OCH
t
CHO
t
CHO
WE
t
RAC
t
AA
t
CAC
t
CLZ
t
CLZ
t
WPZ
t
DHC
t
OFC
t
OFR
t
WEZ
t
OCH
t
RRH
t
RCH
相關(guān)PDF資料
PDF描述
μPD42280 2 M-Bit Field Buffer(2M位現(xiàn)場(chǎng)緩存)
μPD4264400 64 M-Bit Dynamic RAM(64M 動(dòng)態(tài)RAM)
μPD4265400 64 M-Bit Dynamic RAM(64M 動(dòng)態(tài)RAM)
μPD4264800 64 M-Bit Dynamic RAM(64M 動(dòng)態(tài)RAM)
μPD4265800 64 M-Bit Dynamic RAM(64M 動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PD430 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
PD4306 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:POW-R-BLOK Dual SCR Isolated Module (600 Amperes / Up to 2400 Volts)
PD430607 功能描述:SCR MOD ISO DUAL 600V 700A RoHS:是 類別:半導(dǎo)體模塊 >> SCR 系列:- 其它有關(guān)文件:SCR Module Selection Guide 標(biāo)準(zhǔn)包裝:10 系列:- 結(jié)構(gòu):串聯(lián) - SCR/二極管 SCR 數(shù)目,二極管:1 SCR,1 個(gè)二極管 電壓 - 斷路:1600V 電流 - 柵極觸發(fā)電流 (Igt)(最大):150mA 電流 - 導(dǎo)通狀態(tài) (It (AV))(最大):95A 電流 - 導(dǎo)通狀態(tài) (It (RMS))(最大):210A 電流 - 非重復(fù)電涌,50、60Hz (Itsm):1785A,1870A 電流 - 維持(Ih):250mA 安裝類型:底座安裝 封裝/外殼:ADD-A-PAK(3 + 2) 包裝:散裝 其它名稱:*IRKL92/16AIRKL92/16IRKL92/16-ND
PD4307 制造商:POWEREX 制造商全稱:Powerex Power Semiconductors 功能描述:POW-R-BLOK Dual SCR Isolated Module (700 Amperes / Up to 1800 Volts)
PD430807 功能描述:SCR MOD ISO DUAL 800V 700A RoHS:是 類別:半導(dǎo)體模塊 >> SCR 系列:- 其它有關(guān)文件:SCR Module Selection Guide 標(biāo)準(zhǔn)包裝:10 系列:- 結(jié)構(gòu):串聯(lián) - SCR/二極管 SCR 數(shù)目,二極管:1 SCR,1 個(gè)二極管 電壓 - 斷路:1600V 電流 - 柵極觸發(fā)電流 (Igt)(最大):150mA 電流 - 導(dǎo)通狀態(tài) (It (AV))(最大):95A 電流 - 導(dǎo)通狀態(tài) (It (RMS))(最大):210A 電流 - 非重復(fù)電涌,50、60Hz (Itsm):1785A,1870A 電流 - 維持(Ih):250mA 安裝類型:底座安裝 封裝/外殼:ADD-A-PAK(3 + 2) 包裝:散裝 其它名稱:*IRKL92/16AIRKL92/16IRKL92/16-ND