- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382741 > Z80B-CTC Z8 Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | Z80B-CTC |
| 英文描述： | Z8 Microcontrollers |
| 中文描述： | Z8微控制器 |
| 文件頁數(shù)： | 115/222頁 |
| 文件大?。?/td> | 1595K |
| 代理商： | Z80B-CTC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁當(dāng)前第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁
Z8 Microcontrollers
ZiLOG
Serial I/O
UM001600-Z8X0599
9-9
9.7 SPI OPERATION
The SPI is used in one of two modes: either as system
slave, or as system master. Several of the possible system
configurations are shown in Figure 9-13. In the slave
mode, data transfer starts when the slave select (SS) pin
goes active. Data is transferred into the slave’s SPI Shift
Register through the DI pin, which has the same address
as the RxBUF Register. After a byte of data has been re-
ceived by the SPI Shift Register, a Receive Character
Available (RCA/IRQ3) flag and interrupt is generated. The
next byte of data will be received at this time. The RxBUF
Register must be cleared, or a Receive Character Overrun
(RxCharOverrun) flag will be set in the SCON Register,
and the data in the RxBUF Register will be overwritten.
When the communication between the master and slave is
complete, the SS goes inactive.When the SPI is activated
as a slave, it operates in all system modes: STOP, HALT,
and RUN.
Unless disconnected, for every bit that is transferred into
the slave through the DI pin, a bit is transferred out through
the D0 pin on the opposite clock edge. During slave oper-
ation, the SPI clock pin (SK) is an input. In master mode,
the CPU must first activate a SS through one of its I/O
ports. Next, data is transferred through the master’s D0 pin
one bit per master clock cycle. Loading data into the shift
register initiates the transfer. In master mode, the master’s
clock will drive the slave’s clock. At the conclusion of a
transfer, a Receive Character Available (RCA/IRQ3) flag
and interrupt is generated. Before data is transferred via
the D0 pin, the SPI Enable bit in the SCON Register must
be enabled.
9.8 SPI COMPARE
When the SPI Compare Enable bit, D3 of the SCON Reg-
ister is set to 1, the SPI Compare feature is enabled. The
compare feature is only valid for slave mode. A compare
transaction begins when the (SS) line goes active. Data is
received as if it were a normal transaction, but there is no
data transmitted to avoid bus contention with other slave
devices. When the compare byte is received, IRQ3 is not
generated. Instead, the data is compared with the contents
of the SCOMP Register. If the data does not match, DO re-
mains inactive and the slave ignores all data until the (SS)
signal is reset. If the data received matches the data in the
SCOMP register, then a SMR signal is generated. DO is
activated if it is not tri-stated by D2 in the SCON Register,
and data is received the same as any other SPI slave
transaction.
Slaves’ not comparing remain in their current mode,
whereas slaves’ comparing wake from a STOP mode by
means of an SMR
9.9 SPI CLOCK
The SPI clock maybe driven by three sources: Timer0, a
division of the internal system clock, or the external master
when in slave mode. Bit D6 of the SCON Register controls
what source drives the SPI clock. A 0 in bit D6 of the SCON
Register determines the division of the internal system
clock if this is used as the SPI clock source. Divide by 2, 4,
8, or 16 is chosen as the scaler.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z80B-DART | Z8 Microcontrollers |
| Z80B-PIO | Z8 Microcontrollers |
| Z86E2116PSC | Z8 Microcontrollers |
| Z8300-1PS | 8-Bit Microprocessor |
| Z8300-3PS | Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z80B-DART | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Z8 Microcontrollers |
| Z80B-PIO | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Z8 Microcontrollers |
| Z80B-SIO/O | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Z8 Microcontrollers |
| Z80C30 | 制造商:ZILOG 制造商全稱:ZILOG 功能描述:CMOS SCC SERIAL COMMUNICATIONS CONTROLLER |
| Z80C30-06LME | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。