NAME " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� XRT83SL314IB
寤犲晢锛� Exar Corporation
鏂囦欢闋佹暩(sh霉)锛� 3/83闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC LIU SH T1/E1/J1 14CH 304TBGA
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 27
椤炲瀷锛� 绶氳矾鎺ュ彛瑁濈疆锛圠IU锛�
椹�(q奴)鍕�(d貌ng)鍣�/鎺ユ敹鍣ㄦ暩(sh霉)锛� 14/14
瑕�(gu墨)绋嬶細 T1锛孍1锛孞1
闆绘簮闆诲锛� 3.135 V ~ 3.465 V
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 304-LBGA
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 304-TBGA锛�31x31锛�
鍖呰锛� 鎵樼洡
xr
XRT83SL314
14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT
REV. 1.0.1
8
TRANSMITTER SECTION
NAME
PIN
TYPE
DESCRIPTION
TxON
AC20
I
Transmit On/Off Input
Upon power up, the transmitters are powered off. Turning the transmitters On
or Off is selected through the microprocessor interface by programming the
appropriate channel register if this pin is pulled "High". If the TxON pin is
pulled "Low", all 14 transmitters are powered off.
NOTE:
TxON is ideal for redundancy applications.
See the Redundancy
Applications Section of this datasheet for more details.
Internally
pulled "Low" with a 50K
resistor.
DMO
Y4
O
Digital Monitor Output (Global Pin for All 14-Channels)
When no transmit output pulse is detected for more than 128 TCLK cycles on
one of the 14-channels, the DMO pin will go "High" for a minimum of one TCLK
cycle. DMO will remain "High" until the transmitter sends a valid pulse.
NOTE: This pin is for redundancy applications to initiate an automatic switch to
the backup card. For individual channel DMO, see the register map.
TCLK13
TCLK12
TCLK11
TCLK10
TCLK9
TCLK8
TCLK7
TCLK6
TCLK5
TCLK4
TCLK3
TCLK2
TCLK1
TCLK0
Y16
Y17
AC18
D16
C17
A19
B16
D7
A3
B5
B6
AC6
AC5
AC7
I
Transmit Clock Input
TCLK is the input facility clock used to sample the incoming TPOS/TNEG data.
If TCLK is absent, pulled "Low", or pulled "High", the transmitter outputs at
TTIP/TRING can be selected to send an all ones or an all zero signal by pro-
gramming TCLKCNL in the appropriate global register. TPOS/TNEG data can
be sampled on either edge of TCLK selected by TCLKE in the appropriate glo-
bal register.
NOTE: TCLKE is a global setting that applies to all 14 channels.
TPOS13
TPOS12
TPOS11
TPOS10
TPOS9
TPOS8
TPOS7
TPOS6
TPOS5
TPOS4
TPOS3
TPOS2
TPOS1
TPOS0
AB17
AA18
AB18
A18
D17
B19
A17
B7
C4
B4
D6
AB6
AA6
Y8
I
TPOS/TDATA Input
Transmit digital input pin. In dual rail mode, this pin is the transmit positive
data input. In single rail mode, this pin is the transmit non-return to zero (NRZ)
data input.
NOTE: Internally pulled "Low" with a 50K
resistor.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
MS3101R22-23P CONN RCPT 8POS PANEL MNT W/PINS
XRT75L03IVTR-F IC LIU E3/DS3/STS-1 3CH 128LQFP
IDT72V3650L6BB8 IC FIFO SS 2048X36 6NS 144-BGA
MS3101A22-19P CONN RCPT 14POS FREE HNG W/PINS
ISL267440IUZ-T IC INTERFACE
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
XRT83SL314IB-F 鍔熻兘鎻忚堪:LIN 鏀剁櫦(f膩)鍣� RoHS:鍚� 鍒堕€犲晢:NXP Semiconductors 宸ヤ綔闆绘簮闆诲: 闆绘簮闆绘祦: 鏈€澶у伐浣滄韩搴�: 灏佽 / 绠遍珨:SO-8
XRT83SL314IB-L 鍔熻兘鎻忚堪:LIN 鏀剁櫦(f膩)鍣� 14 channel, SH T1/E1 LIU RoHS:鍚� 鍒堕€犲晢:NXP Semiconductors 宸ヤ綔闆绘簮闆诲: 闆绘簮闆绘祦: 鏈€澶у伐浣滄韩搴�: 灏佽 / 绠遍珨:SO-8
XRT83SL34 鍒堕€犲晢:EXAR 鍒堕€犲晢鍏ㄧū:EXAR 鍔熻兘鎻忚堪:QUAD T1/E1/J1 SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR
XRT83SL34ES 鍔熻兘鎻忚堪:澶栧湇椹�(q奴)鍕�(d貌ng)鍣ㄨ垏鍘熶欢 - PCI 4 CHT1/E1 LIUSH RoHS:鍚� 鍒堕€犲晢:PLX Technology 宸ヤ綔闆绘簮闆诲: 鏈€澶у伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:FCBGA-1156 灏佽:Tray
XRT83SL34IV 鍔熻兘鎻忚堪:鏅�(sh铆)閻樺悎鎴愬櫒/鎶栧嫊(d貌ng)娓呴櫎鍣� RoHS:鍚� 鍒堕€犲晢:Skyworks Solutions, Inc. 杓稿嚭绔暩(sh霉)閲�: 杓稿嚭闆诲钩: 鏈€澶ц几鍑洪牷鐜�: 杓稿叆闆诲钩: 鏈€澶ц几鍏ラ牷鐜�:6.1 GHz 闆绘簮闆诲-鏈€澶�:3.3 V 闆绘簮闆诲-鏈€灏�:2.7 V 灏佽 / 绠遍珨:TSSOP-28 灏佽:Reel