- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376462 > XRT79L73IB (EXAR CORP) 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC PDF資料下載
參數(shù)資料
| 型號： | XRT79L73IB |
| 廠商： | EXAR CORP |
| 元件分類： | 數(shù)字傳輸電路 |
| 英文描述： | 3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| 中文描述： | ATM NETWORK INTERFACE, PBGA456 |
| 封裝： | 27 X 27 MM, 1 MM PITCH, PLASTIC, BGA-456 |
| 文件頁數(shù)： | 21/71頁 |
| 文件大小： | 495K |
| 代理商： | XRT79L73IB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
t
3 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
PRELIMINARY
XRT79L73
REV. P1.0.0
19
B9
TxUClav/
TxPPA
O
Transmit UTOPIA Interface - Cell Available Output Pin/Transmit POS-PHY
Interface - Packet Data Available Output pin:
The exact function of this output pin depends upon whether the XRT79L73
device has been configured to operate in the ATM UNI or PPP Mode.ATM UNI
Mode - TxUClav - Transmit UTOPIA Interface - Cell Space Available Indicator
Output pin:This output pin supports data flow control between the ATM Layer
Processor and the Transmit UTOPIA Interface block. This signal is asserted
(e.g., driven "high") whenever the TxFIFO is capable of receiving at least one
more full ATM cell of data from the ATM Layer processor. This signal is negated
(e.g., driven "low"), if the TxFIFO is not capable of receiving one more full ATM
cell of data from the ATM Layer processor. The exact behavior of the "TxUClav"
output pin, as a function of "UTOPIA Level" is presented below.
Multi-PHY Operation - UTOPIA Level 2:
When the XRT79L73 device is operating in a Multi-PHY Application and is con-
figured to operate in the UTOPIA Level 2 Mode, then this signal will be tri-stated
until the TxUClk cycle following the assertion of a valid address on the Transmit
UTOPIA Address bus input pins (e.g., when the contents on the Transmit UTO-
PIA Address bus pins, TxUAddr[4:0], match that which have been assigned to
this particular Transmit UTOPIA Interface block). Afterwards, this output pin will
be driven either "high" or "low" depending upon the current fill status of the
TxFIFO.
Multi-PHY Operation - UTOPIA Level 3:
When the XRT79L73 device is operating in a Multi-PHY Application, then this
signal will be tri-stated until two TxUClk cycles following the assertion of a valid
address on the Transmit UTOPIA Address bus input pins (e.g., if the contents of
the Transmit UTOPIA Address bus input pins, TxUAddr[4:0], match that which
have been assigned to this particular Transmit UTOPIA Interface block). After-
wards, this output pin will be driven either "high" or "low" depending upon the
current fill status of the RxFIFO.
PPP Mode - TxPPA
Transmit POS-PHY Interface Packet Space Available Indicator OutputThe
XRT79L73 device will drive this output pin "high" whenever a (programmable)
number of bytes of empty space is available (for writing more PPP packet data)
into the TxFIFO. The exact behavior of the TxPPA output pin, as a function of
"POS-PHY Level" is presented below.
POS-PHY Level 2:
When the XRT79L73 device is configured to operate in the POS-PHY Level 2
Mode, then this signal will be tri-stated until the TxPClk cycle following the asser-
tion of a valid address on the Transmit POS-PHY Address bus input pins (e.g., if
the contents on the Transmit POS-PHY Address bus pins, TxPAddr[4:0], match
that which have been assigned to this particular Transmit POS-PHY Interface
block). Afterwards, this output pin will be driven either "high" or "low" depending
upon the current fill status of the TxFIFO.
POS-PHY Level 3:
When the XRT79L73 device is configured to operate in the POS-PHY Level 3
Mode, then this signal will be tri-stated until two TxPClk cycles following the
assertion of a valid address on the Transmit POS-PHY Address Bus input pins
(e.g., if the contents on the Transmit POS-PHY Address bus pins, TxPAddr[4:0],
match that which have been assigned to this particular Transmit POS-PHY Inter-
face block). Afterwards, this output pin will be driven either "high" or "low"
depending upon the current fill status of the TxFIFO.
P
IN
#
N
AME
TYPE
D
ESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| XRT79L74 | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000ID | Clock Synchronizer/Adapter for Communications |
| XRT8000 | Clock Synchronizer/Adapter for Communications(用于通訊的時鐘同步設備/調整器) |
| XRT8001 | WAN Clock for T1 and E1 Systems |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRT79L74 | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT79L74IB | 制造商:EXAR 制造商全稱:EXAR 功能描述:4 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC |
| XRT8000 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000_06 | 制造商:EXAR 制造商全稱:EXAR 功能描述:Clock Synchronizer/Adapter for Communications |
| XRT8000D | 制造商:EXAR 制造商全稱:EXAR 功能描述:CLOCK SYNCHRONIZER/ADAPTER FOR COMMUNICATIONS |
發(fā)布緊急采購，3分鐘左右您將得到回復。