
XRT79L71
REV. P1.0.3
PRELIMINARY
1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
á
5
T
X
E3 TTB-1 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1139) .................................................................215
T
X
E3 TTB-2 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113A)..................................................................216
T
X
E3 TTB-3 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113B)..................................................................216
T
X
E3 TTB-4 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113C)..................................................................216
T
X
E3 TTB-5 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113D)..................................................................217
T
X
E3 TTB-6 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113E)..................................................................217
T
X
E3 TTB-7 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
113F)..................................................................217
T
X
E3 TTB-8 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1140) .................................................................218
T
X
E3 TTB-9 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1141) ..................................................................218
T
X
E3 TTB-10 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1142) ................................................................218
T
X
E3 TTB-11 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1143) ................................................................219
T
X
E3 TTB-12 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1144) ................................................................219
T
X
E3 TTB-13 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1145) ................................................................219
T
X
E3 TTB-14 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1146) ................................................................219
T
X
E3 TTB-15 R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1147) ................................................................220
T
X
E3 FA1 E
RROR
M
ASK
R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1148)................................................220
T
X
E3 FA2 E
RROR
M
ASK
R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
1149)................................................221
T
X
E3 BIP-8 E
RROR
M
ASK
R
EGISTER
- G.832 (D
IRECT
A
DDRESS
= 0
X
114A) .............................................221
P
ERFORMANCE
M
ONITOR
R
EGISTERS
.........................................................................................................223
PMON E
XCESSIVE
Z
ERO
C
OUNT
R
EGISTERS
- MSB (D
IRECT
A
DDRESS
= 0
X
114E)....................................223
PMON E
XCESSIVE
Z
ERO
C
OUNT
R
EGISTERS
- LSB (D
IRECT
A
DDRESS
= 0
X
114F).....................................223
PMON L
INE
C
ODE
V
IOLATION
C
OUNT
R
EGISTERS
- MSB (D
IRECT
A
DDRESS
= 0
X
1150).............................224
PMON L
INE
C
ODE
V
IOLATION
C
OUNT
R
EGISTERS
- LSB (D
IRECT
A
DDRESS
= 0
X
1151)..............................224
PMON F
RAMING
B
IT
/B
YTE
E
RROR
C
OUNT
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1152)........................225
PMON F
RAMING
B
IT
/B
YTE
E
RROR
C
OUNT
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1153).........................226
PMON P
ARITY
/P-B
IT
E
RROR
C
OUNT
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1154)................................226
PMON P
ARITY
/P-B
IT
E
RROR
C
OUNT
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1155).................................227
PMON FEBE E
VENT
C
OUNT
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1156)............................................227
PMON FEBE E
VENT
C
OUNT
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1157).............................................228
PMON CP-B
IT
E
RROR
C
OUNT
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1158) .........................................228
PMON CP-B
IT
E
RROR
C
OUNT
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1159) ..........................................229
PRBS E
RROR
C
OUNT
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1168).......................................................229
PRBS E
RROR
C
OUNT
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1169) .......................................................230
PMON H
OLDING
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
116C).........................................................................230
O
NE
S
ECOND
E
RROR
S
TATUS
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
116D).....................................................231
O
NE
S
ECOND
- LCV C
OUNT
A
CCUMULATOR
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
116E) .....................232
O
NE
S
ECOND
- LCV C
OUNT
A
CCUMULATOR
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
116F) ......................232
O
NE
S
ECOND
- P
ARITY
E
RROR
A
CCUMULATOR
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1170)..................233
O
NE
S
ECOND
- P
ARITY
E
RROR
A
CCUMULATOR
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1171)...................234
O
NE
S
ECOND
- CP B
IT
E
RROR
A
CCUMULATOR
R
EGISTER
- MSB (D
IRECT
A
DDRESS
= 0
X
1172)..................234
O
NE
S
ECOND
- CP B
IT
E
RROR
A
CCUMULATOR
R
EGISTER
- LSB (D
IRECT
A
DDRESS
= 0
X
1173)...................235
G
ENERAL
P
URPOSE
I/O P
IN
C
ONTROL
R
EGISTERS
......................................................................................236
L
INE
I
NTERFACE
D
RIVE
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
1180) ................................................................236
L
INE
I
NTERFACE
S
CAN
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
1181).................................................................238
LAPD C
ONTROLLER
B
YTE
C
OUNT
R
EGISTERS
............................................................................................239
T
X
LAPD B
YTE
C
OUNT
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
1183).................................................................239
R
X
LAPD B
YTE
C
OUNT
R
EGISTER
(D
IRECT
A
DDRESS
= 0
X
1184) ................................................................239
R
ECEIVE
DS3/E3 I
NTERRUPT
S
TATUS
R
EGISTER
- S
ECONDARY
F
RAME
S
YNCHRONIZER
B
LOCK
(D
IRECT
A
DDRESS
= 0
X
11F9).................................................................................................................................................240
THE RECEIVE ATM CELL PROCESSOR BLOCK .......................................................242
T
ABLE
17: R
ECEIVE
ATM C
ELL
P
ROCESSOR
/PPP P
ROCESSOR
B
LOCK
- R
EGISTER
/A
DDRESS
M
AP
............................................... 242
R
ECEIVE
ATM C
ELL
P
ROCESSOR
B
LOCK
- R
ECEIVE
ATM C
ONTROL
R
EGISTER
- B
YTE
3 (A
DDRESS
= 0
X
1700).
246
R
ECEIVE
ATM C
ELL
P
ROCESSOR
B
LOCK
- R
ECEIVE
ATM C
ONTROL
R
EGISTER
- B
YTE
2 (A
DDRESS
= 0
X
1701).
246