參數(shù)資料
型號(hào)： XRT75VL00DIVTR-F
廠商： Exar Corporation
文件頁(yè)數(shù)： 56/92頁(yè)
文件大小： 0K
描述： IC LIU E3/DS3/STS-1 1CH 52TQFP
標(biāo)準(zhǔn)包裝： 1,000
類型： 線路接口裝置（LIU）
驅(qū)動(dòng)器/接收器數(shù)： 1/1
規(guī)程： DS3，E3，STS-1
電源電壓： 3.135 V ~ 3.465 V
安裝類型： 表面貼裝
封裝/外殼： 52-LQFP
供應(yīng)商設(shè)備封裝： 52-TQFP（10x10）
包裝： 帶卷 (TR)
XRT75VL00D
3
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
REV. 1.0.4
9.2.1 HOW DS3 DATA IS MAPPED INTO SONET ...................................................................................... 49
A Brief Description of an STS-1 Frame 49
Figure 31. A Simple Illustration of the SONET STS-1 Frame ......................................................................... 50
Figure 32. A Simple Illustration of the STS-1 Frame Structure with the TOH and the Envelope Capacity Bytes
Designated .................................................................................................................................... 51
Figure 33. The Byte-Format of the TOH within an STS-1 Frame .................................................................... 52
Figure 34. The Byte-Format of the TOH within an STS-1 Frame .................................................................... 53
Figure 35. Illustration of the Byte Structure of the STS-1 SPE ....................................................................... 54
Mapping DS3 data into an STS-1 SPE 54
Figure 36. An Illustration of Telcordia GR-253-CORE's Recommendation on how map DS3 data into an STS-1
SPE ............................................................................................................................................... 55
Figure 37. A Simplified "Bit-Oriented" Version of Telcordia GR-253-CORE's Recommendation on how to map
DS3 data into an STS-1 SPE ........................................................................................................ 55
9.2.2 DS3 Frequency Offsets and the Use of the "Stuff Opportunity" Bits ............................................ 56
The Ideal Case for Mapping DS3 data into an STS-1 Signal (e.g., with no Frequency Offsets) 57
Figure 38. A Simple Illustration of a DS3 Data-Stream being Mapped into an STS-1 SPE, via a PTE .......... 57
The 44.736Mbps + 1ppm Case 58
Figure 39. An Illustration of the STS-1 SPE traffic that will be generated by the "Source" PTE, when mapping in
a DS3 signal that has a bit rate of 44.736Mbps + 1ppm, into an STS-1 signal ............................ 58
The 44.736Mbps - 1ppm Case 59
Figure 40. An Illustration of the STS-1 SPE traffic that will be generated by the Source PTE, when mapping a
DS3 signal that has a bit rate of 44.736Mbps - 1ppm, into an STS-1 signal ................................ 60
9.3 JITTER/WANDER DUE TO POINTER ADJUSTMENTS ............................................................................................ 60
9.3.1 The Concept of an STS-1 SPE Pointer ............................................................................................. 60
Figure 41. An Illustration of an STS-1 SPE straddling across two consecutive STS-1 frames ....................... 61
Figure 42. The Bit-format of the 16-Bit Word (consisting of the H1 and H2 bytes) with the 10 bits, reflecting the
location of the J1 byte, designated ............................................................................................... 62
Figure 43. The Relationship between the Contents of the "Pointer Bits" (e.g., the 10-bit expression within the H1
and H2 bytes) and the Location of the J1 Byte within the Envelope Capacity of an STS-1 Frame ...
62
9.3.2 Pointer Adjustments within the SONET Network ............................................................................ 62
9.3.3 Causes of Pointer Adjustments ........................................................................................................ 63
Figure 44. An Illustration of an STS-1 signal being processed via a Slip Buffer ............................................. 64
Figure 45. An Illustration of the Bit Format within the 16-bit word (consisting of the H1 and H2 bytes) with the "I"
bits designated .............................................................................................................................. 65
Figure 46. An Illustration of the Bit-Format within the 16-bit word (consisting of the H1 and H2 bytes) with the
"D" bits designated ........................................................................................................................ 66
9.3.4 Why are we talking about Pointer Adjustments? ............................................................................ 67
9.4 CLOCK GAPPING JITTER ................................................................................................................................... 67
Figure 47. Illustration of the Typical Applications for the LIU in a SONET De-Sync Application .................... 67
9.5 A REVIEW OF THE CATEGORY I INTRINSIC JITTER REQUIREMENTS (PER TELCORDIA GR-253-CORE) FOR DS3 AP-
PLICATIONS
.......................................................................................................................................................................... 68
TABLE 18: SUMMARY OF "CATEGORY I INTRINSIC JITTER REQUIREMENT PER TELCORDIA GR-253-CORE, FOR DS3
APPLICATIONS
..................................................................................................................................... 68
9.5.1 DS3 De-Mapping Jitter ....................................................................................................................... 69
9.5.2 Single Pointer Adjustment ................................................................................................................ 69
Figure 48. Illustration of Single Pointer Adjustment Scenario ......................................................................... 69
9.5.3 Pointer Burst ...................................................................................................................................... 69
Figure 49. Illustration of Burst of Pointer Adjustment Scenario ....................................................................... 70
9.5.4 Phase Transients ............................................................................................................................... 70
Figure 50. Illustration of "Phase-Transient" Pointer Adjustment Scenario ...................................................... 70
9.5.5 87-3 Pattern ......................................................................................................................................... 71
Figure 51. An Illustration of the 87-3 Continuous Pointer Adjustment Pattern ................................................ 71
9.5.6 87-3 Add .............................................................................................................................................. 71
Figure 52. Illustration of the 87-3 Add Pointer Adjustment Pattern ................................................................. 72
9.5.7 87-3 Cancel ......................................................................................................................................... 72
相關(guān)PDF資料
PDF描述
VI-B40-IV-F2 CONVERTER MOD DC/DC 5V 150W
IDT72V255LA15PFI8 IC FIFO SS 8192X18 15NS 64-TQFP
IDT72V255LA10PFG8 IC FIFO SS 8192X18 10NS 64-TQFP
ISL26313FBZ-T IC ADC 12BIT SPI/SRL 125K 8SOIC
VI-B4Y-IU-F2 CONVERTER MOD DC/DC 3.3V 132W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75VL00ES 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 1CHT3/E3/STS1LIU+A 3.3V VOLTAGE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00IV 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75VL00IV-F 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75VL00IVTR 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
XRT75VL00IVTR-F 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V 1 CH E3/DS3/STS W/JITTER ATTEN RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*