參數(shù)資料
型號: XRT75R12IB
廠商: EXAR CORP
元件分類: 數(shù)字傳輸電路
英文描述: TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
中文描述: DATACOM, PCM TRANSCEIVER, PBGA420
封裝: 35 X 35 MM, TBGA-420
文件頁數(shù): 79/89頁
文件大?。?/td> 457K
代理商: XRT75R12IB
PRELIMINARY
XRT75R12
REV. P1.0.2
TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
76
T
ABLE
34: XRT75R12 R
EGISTER
MAP
SHOWING
R
ECEIVE
C
ONTROL
R
EGISTERS
(RC_
N
)
T
ABLE
35: R
ECEIVE
C
ONTROL
R
EGISTER
- C
HANNEL
N
A
DDRESS
L
OCATION
= 0
XM
5
B
IT
7
B
IT
6
B
IT
5
B
IT
4
B
IT
3
B
IT
2
B
IT
1
B
IT
0
Reserved
Disable DLOS
Detector
Disable ALOS
Detector
RxCLKINV
LOSMUT
Enable
Receive
Monitor Mode
Enable
Receive
Equalizer
Enable
R/W
R/W
R/W
R/W
R/W
R/W
B
IT
N
UMBER
N
AME
T
YPE
D
ESCRIPTION
7 - 6
Reserved
5
Disable DLOS
Detector
R/W
Disable Digital LOS Detector - Channel_n:
This READ/WRITE bit-field is used to enable or disable the Digital LOS
(Loss of Signal) Detector within Channel_n, as described below.
0 - Enables the Digital LOS Detector within Channel_n.
1 - Disables the Digital LOS Detector within Channel_n.
N
OTE
:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
4
Disable ALOS
Detector
R/W
Disable Analog LOS Detector - Channel_n:
This READ/WRITE bit-field is used to either enable or disable the Ana-
log LOS (Loss of Signal) Detector within Channel_n, as described
below.
0 - Enables the Analog LOS Detector within Channel_n.
1 - Disables the Analog LOS Detector within Channel_n.
N
OTE
:
This bit-field is only active if Channel_n has been configured to
operate in the DS3 or STS-1 Modes.
3
RxCLKINV
R/W
Receive Clock Invert Select - Channel_n:
This READ/WRITE bit-field is used to select the edge of the RxCLK_n
output that the Receive Section of Channel_n will use to output the
recovered data via the RxPOS_n and RxNEG_n output pins, as
described below.
0 - Configures the Receive Section (within the corresponding channel)
to output the recovered data via the RxPOS_n and RxNEG_n output
pins upon the rising edge of RCLK_n.
1 - Configures the Receive Section (within the corresponding channel)
to output the recovered data via the RxPOS_n and RxNEG_n output
pins upon the falling edge of RCLK_n.
相關(guān)PDF資料
PDF描述
XRT75VL00 E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00IV E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT79L71 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L71IB 1 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
XRT79L72 2 - CHANNEL DS3/E3 ATM UNI/PPP COMBO IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT75R12IB-F 功能描述:外圍驅(qū)動器與原件 - PCI 12 Channel 3.3V-5V temp -45 to 85C RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
XRT75R12IB-L 功能描述:LIN 收發(fā)器 Attenuator RoHS:否 制造商:NXP Semiconductors 工作電源電壓: 電源電流: 最大工作溫度: 封裝 / 箱體:SO-8
XRT75VL00 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00_08 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
XRT75VL00D 制造商:EXAR 制造商全稱:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER