![](http://datasheet.mmic.net.cn/Exar-Corporation/XRT73L02MIV-F_datasheet_100119/XRT73L02MIV-F_37.png)
xr
XRT73L02M
TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
REV. 1.0.0
35
TABLE 14: REGISTER MAP DESCRIPTION - GLOBAL
ADDRESS
(HEX)
TYPE
REGISTER
NAME
SYMBOL
DESCRIPTION
DEFAULT
VALUE
0x00
R/W
APS/Redu
ndancy
RxON_n
Bit 4 = RxON_0,Bit 5 = RxON_1
Receiver Turn On. Writing a “1” to the bit field turns
on the Receiver and a “0” turn off the Receiver.
0
TxON_n
Bit 0 = TxON_0, Bit 1 = TxON_1
Table below shows the status of the transmitter based
on the bit and pin setting.
0
0x20
R/W
Interrupt
Enable
INTEN_n
Bit 1 = INTEN_1, Bit 0 = INTEN_0.
Writing a “1” to these bits enable the interrupts for
the corresponding channels.
0
0x21
Read
Only
Interrupt
Status
INTST_n
Bit 1 = INTST_1, Bit 0 = INTST_0.
Respective bits are set to “1” if an interrupt service is
required. The respective source level interrupt status
registers are read to determine the cause of interrupt.
0
0x22 -
0x3D
Reserved
0x3E
Read
Only
Device
Number
Chip_id
This read only register contains device id.
0x3F
Read
Only
Version
Number
Chip_version
This read only register contains chip version number
TABLE 15: REGISTER MAP AND BIT NAMES - CHANNEL 0 REGISTERS
ADDRESS
(HEX)
PARAMETER
NAME
DATA BITS
7
6
5
432
1
0
0x01
Interrupt Enable
(read/write)
Reserved
RLOLIE_0 RLOSIE_
0
DMOIE_0
0x02
Interrupt Status
(reset on read)
Reserved
RLOLIS_0 RLOSIS_
0
DMOIS_0
0x03
Alarm Status
(read only)
Reserved PRBSLS_0
DLOS_0
ALOS_0
Reserved
RLOL_0
RLOS_0
DMO_0
Bit
0
Transmitter Status
OFF
Pin
0
1
OFF
ON
0
1