參數(shù)資料
型號(hào): XRD9836
廠商: Exar Corporation
英文描述: 16-BIT PIXEL GAIN AFE
中文描述: 16位像素增益模擬前端
文件頁數(shù): 16/32頁
文件大?。?/td> 696K
代理商: XRD9836
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
xr
16
ALTERNATE PIXEL OFFSET ADJUST
MODE (APOAM):
In some applications, alternate pixels along a scan
line come from two different rows of CCD’s, causing a
systematic offset between alternate pixels. When the
XRD9836 is operated in the Fixed Gain Offset Mode
(FGOM), it does not have the ability to compensate
for this alternating offset phenomenon.
To compensate for these offsets, this chip has an Al-
ternate Pixel Offset Adjust mode (APOAM), which
can be enabled by writing a 1 to the APOAM bit (D1of
the MODE register) through the serial port. In
APOAM mode each channel has four 10-bit offset
registers to control offset. Odd pixel offsets are com-
pensated for by the Dynamic Offset Register value
and the Fine Offset Register value. The even pixel off-
sets are compensated for by the APOAM Dynamic
Offset Register value and the APOAM Fine Offset
Register value. The individual channel pixel gains do
not change and are determined by the red, green and
blue PGA gain register settings.
The offset alternates every other pixel. The first pixel
and all odd pixels in the line use the dynamic offset
and fine offset register values. The even pixels use
the APOAM dynamic offset and the APOAM fine off-
set register values. Odd pixels are defined from the
first ADCLK after the fall of LCLMP.
In the PPGOM mode, the APOAM can be selected
only when Input Enable (IE) is disabled. The last dy-
namic gain and offset programmed using the OGI
port are used for the odd pixels.
The APOAM dynamic offset and the APOAM fine reg-
ister values, programmed through the USIO port are
used for the even pixels. The gain value is fixed as the
last received value through the serial port. This is
shown in Figure 14.
Note: LCLMP also defines which pixel is even or odd.
The first pixel after LCLMP goes inactive is odd. Posi-
tion LCLMP so that there are an even number of pix-
els before start of active pixels.
F
IGURE
13. APOAM M
ODE
- C
ONFIGURATION
OF
O
FF
-
SET
R
EGISTERS
CDS Signal
NC
CDS
D
1
+
+
PGA
10 Bit
3:1
MUX
ADC
O
F
1
O
Dyn. Reg.
APOAM Dyn. Reg.
Fine Reg.
APOAM Fine Reg.
SUMMARY OF APOAM USABILITY:
MODE
IE
APOAM
FIXED GAIN/OFFSET
OFF
USABLE
FIXED GAIN/OFFSET
ON
USABLE
PIXEL GAIN/OFFSET
OFF
USABLE
PIXEL GAIN/OFFSET
ON
NOT USABLE
T
ABLE
1: S
UMMARY
OF
APOAM
USABILITY
Figure 14.
APOAM
SYNCHRONIZATION
AND
R
EGISTER
A
LTERNATION
VSAMP
DYNAMIC
OFFSET
FINE
OFFSET
LCLMP
ODD
ODD
ODD
ODD
EVEN
EVEN
EVEN
EVEN
相關(guān)PDF資料
PDF描述
XRD9836ACG 16-BIT PIXEL GAIN AFE
XRD9853 ()
XRD98L23 8-Bit, High-speed Linear CIS/CCD Sensor Signal Processor with Serial Control(8位高速線性CIS/CCD傳感信號(hào)處理器(帶串行控制))
XRD98L62ACV CCD Image Digitizers with CDS, PGA and 12-Bit A/D
XRD98L62 CCD Image Digitizers with CDA,PGS and 12-Bit A/D(CCD圖像數(shù)字轉(zhuǎn)換器(帶CDA,PGS和12位A/D轉(zhuǎn)換器))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRD9836ACG 功能描述:電信線路管理 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
XRD9836ACG-F 功能描述:電信線路管理 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
XRD9836ACGTR-F 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
XRD9853AIV 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA, and 10-bit A/D
XRD9855 制造商:EXAR 制造商全稱:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D