- 您現在的位置：買賣IC網 > PDF目錄376458 > XRD9814ACV (EXAR CORP) 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors PDF資料下載
參數資料
| 型號： | XRD9814ACV |
| 廠商： | EXAR CORP |
| 元件分類： | 圖像傳感器 |
| 英文描述： | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| 中文描述： | IMAGE SENSOR-CCD, 0.40-4.20V, SQUARE, SURFACE MOUNT |
| 封裝： | 7 X 7 X 1.40 MM, TQFP-48 |
| 文件頁數： | 15/53頁 |
| 文件大?。?/td> | 679K |
| 代理商： | XRD9814ACV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
XRD9814/9816
15
Rev. 1.00
Clamp
Mode
Pixel
CDS Line
No Clamp
S/H Line
PB7
PB6
Clamp Enable
0
0
1
1
0
1
0
1
BSAMP
BSAMP LCLMP
Disabled
LCLMP
Table 5. Clamp Enable Definition
Clamp
Enable
BSAMP
LCLMP
PB6
PB7
No-Clamp Mode (S/H with DC input)
Used for DC coupled inputs. AC coupled inputs must
be externally clamped to the proper common-mode
input voltage of the XRD9814/9816.
Note:
Pixel clamp is the default clamp mode.
Figure 2. Clamp Enable Logic
A/D Full-Scale Range
This bit sets the Full-Scale Range (FSR) of the A/D
converter to 2V or 3V. Use the 3V FSR for lowest
noise performance.
Color Select
The color input corresponds to the signal input to be
digitized by the A/D converter. If set to RGB (default)
the A/D input is sequentially cycled through the red,
green and blue channels. The green channel is syn-
chronized on the rising edge of the first ADCCLK after
the falling edge of VSAMP. If set n single-channel mode,
the A/D multiplexer will not sequence and the A/D con-
verter input will be continually connected to the chan-
nel that is selected, RED, GRN or BLU.
Signal Polarity
This bit configures the analog inputs for positive or
negative transitioning inputs. This is required to pro-
vide the correct signal polarity to the A/D input and to
set the correct input clamp level. The default configu-
ration is set to inverting mode (CCD input).
Input Buffer Enable
This bit enables the input buffer to the PGA amplifier
and is required only for AC coupled inputs operating in
CDS line or S/H line clamp modes. Since this input
buffer reduces the input voltage range its use is not
recommended under DC or pixel-mode operation. The
input buffer is disabled in the default configuration.
相關PDF資料 |
PDF描述 |
|---|---|
| XRD9816 | 3-Channel 16-Bit Linear CCD/CIS Sensor Signal Processors(3通道16位線性CCD/CIS 傳感信號處理器) |
| XRD9816ACV | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9814 | 3-Channel 14-Bit Linear CCD/CIS Sensor Signal Processors(3通道14位線性CCD/CIS 傳感信號處理器) |
| XRD9815 | () |
| XRD9816B | 3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XRD9814B | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9814BCV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816ACV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816B | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
| XRD9816BCV | 制造商:EXAR 制造商全稱:EXAR 功能描述:3-Channel 14/16-Bit Linear CCD/CIS Sensor Signal Processors |
發(fā)布緊急采購，3分鐘左右您將得到回復。