參數(shù)資料
| 型號： | XRD54L12AIP-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT SRL LP 8PDIP |
| 標準包裝： | 50 |
| 設置時間： | 13µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 117mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | * |
| 采樣率（每秒）： | * |
XRD54L08/L10/L12
9
Rev. 1.30
Figure 6. Shift Register Format
DOUT
SDIN
X
DAC
MSB
n
The DACs are programmed by a 16 bit word of serial data.
The format of the serial input register is shown in Figure 6.
The leading 4 bits are not used to update the DAC. If the
DAC is not daisy-chained then only a 12 bit serial word is
needed to program the DAC. The next 8, 10 or 12 bits
after the 4 leading bits are data bits. The XRD54L08’s first
8 bits are valid data and the trailing 4 bits must be set to 0.
Figure 7 demonstrates the 16 bit digital word for the 8,
10,12 bit DACs.
Part
Leading
Unused
Bits
Data Bits
MSB
LSB
Trailing
“0”
Bits
XRD54L12
XXXX
XXXXXXXX
None
XRD54L10
XXXX
XXXXXXXX
00
XRD54L08
XXXX
XXXXXXXX
0000
Table 2. 16-Bit Digital Word Register for XRD54L08,
XRD54L10, XRD54L12.
SCLK should be held low when CS transitions low. Data is
clocked in on the rising edge of SCLK when CS is low.
SDIN data is held in a 16 bit serial shift register. The DAC
is updated with the data bits on the rising edge of CS.
When CS is high data is not shifted into the
XRD54L08/L10/L12.
Daisy-Chaining
The digital output port (DOUT) has a 4mA drive for greater
fan-out capability when daisy-chaining. DOUT allows
cascading of multiple DACs with the same serial data
stream. The data at SDIN appears at DOUT after 16 clock
cycles plus one clock width (tCH) and a propagation delay
(tDO). DOUT remains in the state of the last data bit when
CS is high. DOUT changes on the falling edge of SCLK
when CS is low.
Any number of DACs can be connected in this way by
connecting DOUT of one DAC to SDIN of the next DAC.
ACFT Feedthrough (DAC Code = 0)
AC Feedthrough from VREFIN to VOUT is minimized with
low impedance grounding as shown in
Figure 7. If the
DAC data is set to all “0”s then VOUT is a function of the
divider between the DAC string impedance and ground
impedance. See the Power Supply and Grounding
section for recommendations.
The typical AC
feedthrough for a 1kHz 2Vpp signal with code = 0 is
-80dB.
Figure 7. ACFT Feedthrough Equivalent
Circuit, DAC Code =0
VREFIN
XRD54L08/L10/L12
VOUT
GND
RGND
Analog GND
RIN
--
+
Compatible with MAX515 & MAX539
The XRD54L08/L10/L12 family of DACs are functionally
campatible with the MAX515 & MAX539 while providing
significant improvements.
The XRD54L08/L10/L12
DACs have lower power, faster serial ports, and a
constant reference impedance to minimize the reference
driving requirements and maximize system linearity while
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B63-MV-F4 | CONVERTER MOD DC/DC 24V 150W |
| XRD5412AIP-F | IC DAC 12BIT SRL 8PDIP |
| AD7391ARZ-REEL7 | IC DAC 10BIT 3V SRL-IN 8-SOIC |
| VE-B62-MV-F1 | CONVERTER MOD DC/DC 15V 150W |
| VE-2NY-MU-F3 | CONVERTER MOD DC/DC 3.3V 132W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XRD6406 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS 6 MSPS, 10-Bit, High Speed Analog-to-Digital Converter |
| XRD6406AID | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS 6 MSPS, 10-Bit, High Speed Analog-to-Digital Converter |
| XRD6406AIP | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS 6 MSPS, 10-Bit, High Speed Analog-to-Digital Converter |
| XRD6414 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS 10-Bit, 20 MSPS, High Speed Analog-to-Digital Converter with 4:1 Input Analog Multiplexer |
| XRD6414AIQ | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS 10-Bit, 20 MSPS, High Speed Analog-to-Digital Converter with 4:1 Input Analog Multiplexer |
發(fā)布緊急采購，3分鐘左右您將得到回復。