- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3763 > XR88C681CJ-F (Exar Corporation)IC UART CMOS DUAL 44PLCC PDF資料下載
參數(shù)資料
| 型號： | XR88C681CJ-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 71/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART CMOS DUAL 44PLCC |
| 標(biāo)準(zhǔn)包裝： | 27 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 1 字節(jié)，3 字節(jié) |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 帶并行端口： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 其它名稱： | 1016-1327-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
XR88C681
71
Rev. 2.11
Receiver Errors
If the Receiver does not sample a “mark”, at the presumed
time of the STOP bit, a Framing Error (FE) is flagged by
setting, SRn[6] =1. If, upon complete reception of the
character, the subsequent parity check is incorrect, a
Parity Error (PE) is flagged by setting SRn[5] = 1. If the
RHR was full, and another character existed in the RSR;
and if more data enters the DUART via the corresponding
RXDn pin; then the character in the RSR will be
overwritten, and a Receiver Overrun Error (OE) condition
will be flagged in the Status Register (SRn[4] = 1). This
phenomenon obviously results in a loss of data.
Finally if the RXDn input is held at the space condition for
an entire character period, and no STOP bit was detected
(STOP bit sampling resulted in a space); a Received
Break (RB) condition is presumed. When this condition is
detected several things happen.
1. The “Received Break” condition is flagged in the
Status Register (SRn[7] = 1).
2. The “Break” character is loaded into the RHR.
However, no further data is received or loaded into the
RHR until the RXDn input returns to the “mark”
condition.
3. The corresponding “Delta Break” interrupt is
requested (if programmed) and flagged in the Interrupt
Status register.
Once the RXDn input returns to the “mark” condition,
subsequent characters will be loaded into the RHR, and
the corresponding “Delta Break” interrupt condition will
once again be requested (if programmed) and flagged in
the Interrupt Status Register.
The DUART can be programmed to generate an Interrupt
Request to the CPU if a RXRDY (Receiver Ready) or a
FFULL (FIFO Full) Condition exists for either channel. A
RXRDY Condition exists when at least one character of
data exists within the RHR, and is ultimately waiting to be
“popped” and read by the CPU. The FFULL condition
exists when the RHR is completely full and cannot accept
any new characters from the RSR until the CPU has read
or “popped” the FIFO. The user can select the Interrupt
Request to occur due to either (but not both) the RXRDY
or FFULL condition via the Channel Mode Registers.
These interrupts are enabled by setting IMR[1] and
IMR[5] for Channels A and B, respectively.
Each channel is equipped with numerous other registers
that are used to provide control and monitoring of these
channels. Some of these registers were discussed in
earlier sections of the data sheet. However, a detailed
discussion of the remainder of these registers are
presented in
Section G.3.
G.3 Mode Registers, MR1n and MR2n
The Mode Registers, allow the user to specify of the
protocol parameters that he/she wish the channel to run
at. These registers also allow the user to configure the
DUART channels to engage in modem handshaking
techniques. The bits of each of these registers are
discussed in
Table 26.
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Rx RTS
Control
Rx Interrupt
Select
Error Mode
Parity Mode
Select
Parity
Select Number of Bits per
Character
0 = No
1 = Yes
0=RxRDY
1=FFULL
0=Character
1= Block
00 = With Parity
01 = Force Parity
10 = No Parity
11 = Multi-Drop Mode
0 = Even
1 = Odd
00 = 5
01 = 6
10 = 7
11 = 8
Note:
MR1n for each channel is accessed when the channel’s MR pointer points to MR1. The pointer is set to MR1n by a hardware
RESET or by a “RESET MR POINTER” command invoked via the channel’s command register. After any read or write to
MR1, the MR pointer will automatically point to MR2.
Table 26. Mode Registers - MR1A, MR1B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16M2550IM48-F | IC UART FIFO 16B 1.8V DL 48TQFP |
| ST16C552CJ68-F | IC UART FIFO PAR 16B DUAL 68PLCC |
| XR16L2752IJ-F | IC UART FIFO 64B DUAL 44PLCC |
| ST16C552IJ68-F | IC UART FIFO 16B DUAL 68PLCC |
| XR88C92IJ-F | IC UART FIFO DUAL 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR88C681CJTR-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CN/40 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS DUAL CHANNEL UART (DUART) |
| XR88C681CP/28-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR88C681CP/40 | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。