參數(shù)資料
型號: XR88C681
廠商: Exar Corporation
英文描述: CMOS DUAL CHANNEL UART (DUART)
中文描述: CMOS雙通道UART(杜阿爾特)
文件頁數(shù): 44/99頁
文件大?。?/td> 1913K
代理商: XR88C681
XR88C681
<<
#7 (%'(("("'%
+ , %%$ ' , % '$
(% ' (%'(" , $ ( %%
#7 %(- (% ( ( %%
'3$- (
%%$
& ! '&' (
#7(
#: #
% +
#: %(- (% (+
C#:D
C#
'3$-D '&' " ( %%
%(-" ( '
-(% #;
*% (% $ ( $ &
," $ - ' ( '$
( ( %(' ( # '% +
= ," (% '( (%
$($ +
#:
'% +
# ;'
/ ( $$%% (' (%
Table 13
Most Significant Byte
Least Significant Byte
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
% + # -(% (( ,
> % (-(+(' *(% (( # ;'
-(% +
Note:
The LSB of the IVR is always set to “0” once read by the CPU. Interrupt Service Routines must begin at even ddresses.
Table 13. The Relationship between the Contents of the Interrupt Vector Register (of the DUART)
and the location of the Interrupt Service Routine (Z-80 CPU)
$$((&" % % + '% .% $% ( # -(% + ," $(- (
#7
((&
(
$$%%
'$
('(&
6
1
1
>
>
F
#7
#7
B
2)
#)
B
2B
#:
Z80 CPU
XR88C681
2
#2#
#2
+ ;'' (-
((& (
Figure 19. Schematic of an Approach to Interface the DUART to the Z-80
CPU (for Z-Mode Operation)
相關(guān)PDF資料
PDF描述
XR88C681CJ CMOS DUAL CHANNEL UART (DUART)
XR88C681J CMOS DUAL CHANNEL UART (DUART)
XR88C92CJ DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C92CP DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR88C92CV DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR-88C681/24CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
XR-88C681/24N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
XR-88C681/28CN 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
XR-88C681/28CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART
XR-88C681/28M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:UART