- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376456 > XR68C192IV (EXAR CORP) DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER PDF資料下載
參數(shù)資料
| 型號： | XR68C192IV |
| 廠商： | EXAR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| 中文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44 |
| 封裝： | LQFP-44 |
| 文件頁數(shù)： | 22/32頁 |
| 文件大?。?/td> | 282K |
| 代理商： | XR68C192IV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
XR68C92/192
22
Rev. P1.10
programmed by MR1A Bit-6. If programmed as receiver
ready, it is a copy of the SRA Bit-0. If programmed as
FIFO full, it is a copy of the SRA Bit-1.
ISR Bit-2.
Channel A change in break.
This bit (when set) indi-
cates that the channel A receiver has detected the
beginning or the end of a break condition. It is reset
when the CPU issues a channel A reset break change
interrupt command.
ISR Bit-3.
Counter/Timer ready. In counter mode, this bit is set
when the counter reaches terminal count. In timer
mode, this bit is set each time the timer output
switches from low to high.
ISR Bit-4.
Transmit ready B. This bit is a duplicate of the channel
B status register transmitter ready bit.
ISR Bit-5.
Receive ready B or FIFO full.
The function of this bit
is programmed by MR1B Bit-6. If programmed as
receiver ready, it is a copy of the SRB Bit-0. If
programmed as FIFO full, it is a copy of the SRB Bit-
1.
ISR Bit-6.
Channel B change in break.
This bit (when set) indicates
that the channel B receiver has detected the beginning
or the end of a break condition. It is reset when the CPU
issues a channel B reset break change interrupt com-
mand.
ISR Bit-7.
Input port change status. This bit is a “1” when a
change of state has occurred at the IP0, IP1, IP2, or IP3
inputs and that event has been enabled to cause an
interrupt by the programming of ACR Bits 3-0. This bit
is cleared when the CPU reads the input port change
register.
INTERRUPT MASK REGISTER (IMR)
This register selects which bits in the interrupt status
register can cause an interrupt output. If a bit in the
interrupt status register is a “1” and the corresponding
bit in this register is also a “1”, the -INT output will be
asserted. If the corresponding bit in this register is a
zero, the state of the bit in the interrupt status register
has no effect on the -INT output. Note that the interrupt
mask register does not mask the programmable inter-
rupt outputs OP7 through OP3 or the value read from
the interrupt status register.
IMR Bit-0.
0 = Normal, no interrupt.
1 = Enable channel A transmit ready interrupt.
IMR Bit-1.
0 = Normal, no interrupt.
1 = Enable channel A receive ready or FIFO full
interrupt. RxRDY or FIFO-full is selected via MR1A
Bit-6.
IMR Bit-2.
0 = Normal, no interrupt.
1 = Enable channel A received break signal interrupt.
IMR Bit-3.
0 = Normal, no interrupt.
1 = Enable Timer/Counter interrupt.
IMR Bit-4.
0 = Normal, no interrupt.
1 = Enable channel B transmit ready interrupt.
IMR Bit-5.
0 = Normal, no interrupt.
1 = Enable channel B receive ready or FIFO full
interrupt. RxRDY or FIFO-full is selected via MR1B Bit-
6.
IMR Bit-6.
0 = Normal, no interrupt.
1 = Enable channel B received break signal interrupt.
IMR Bit-7.
0 = Normal, no interrupt.
1 = Enable input port state change interrupt.
INPUT PORT REGISTER
State of the input ports (IP0-IP6) can be read via this
register.
IPR Bit 0-6.
0 = Inputs are in low state.
1 = Inputs are in high state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR68C92 | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92CJ | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92CP | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92CV | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
| XR68C92IJ | DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR68C192IV-F | 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR68C681 | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Dual Channel UART (DUART) |
| XR68C681CJ | 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Dual Channel UART (DUART) |
| XR68C681CJ44 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| XR68C681CJ-F | 功能描述:UART 接口集成電路 0.5V-2V UART temp 0C to 70C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。