參數(shù)資料
型號: XR68C192IV
廠商: EXAR CORP
元件分類: 微控制器/微處理器
英文描述: DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
中文描述: 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44
封裝: LQFP-44
文件頁數(shù): 15/32頁
文件大?。?/td> 282K
代理商: XR68C192IV
XR68C92/192
15
Rev. P1.10
load value loaded and start counter command issued)
before programming the timer output to appear on OP3.
Use caution if the contents of a register are changed
during receiver/ transmitter operation as certain
changes can produce undesired results. For example,
changing the number of bits per character while the
transmitter is active can transmit an incorrect charac-
ter. The contents of the clock-select register (CSR) and
ACR Bit-7 should only be changed after the receiver(s)
and transmitter(s) have been ssued software RX and TX
reset commands. Most bits of the mode registers
should not be changed during receiver/transmitter op-
eration, except that in Multidrop parity mode, the
address/data parity type bit can be changed at any
time.
44
Similarly, certain changes to the auxiliary control regis-
ter (ACR Bits 4-6) should only be made while the
counter/timer (C/T) is not used. Channel A mode regis-
ters MR1A and MR2A are accessed via an auxiliary
pointer. The pointer is set to mode register one (MR1A)
by RESET or by issuing a “reset pointer” command via
the channel A command register. Any read or write of
the mode register switches the pointer to mode register
two (MR2A). All subsequent accesses will address
MR2A unless the pointer is reset to MR1A as described
above. The channel B mode registers MR1B and MR2B
PROGRAMMING AND REGISTER DESCRIPTIONS
A3 A2 A1 A0
READ
WRITE
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Mode Register A (MR1A, MR2A)
Status Register A (SRA)
Reserved
Receiver Buffer A (RBA)
Input Port Change Register (IPCR)
Interrupt Status Register (ISR)
Counter/Timer MSB (CUR)
Counter/Timer LSB(CLR)
Mode Register B (MR1B, MR2B)
Status Register B (SRB)
Reserved
Receiver Buffer B (RBB)
Interrupt-Vector Register (IVR)
Input Port (IP)
Start-Counter Command
Stop-Counter Command
Mode Register A (MR1A, MR2A)
Clock-Select Register A (CSRA)
Command Register A (CRA)
Transmitter Buffer A (TBA)
Auxiliary Control Register (ACR)
Interrupt Mask Register (IMR)
Counter/ Timer Upper Register (CTUR)
Counter/ Timer Lower Register (CTLR)
Mode Register B (MR1B, MR2B)
Clock-Select Register B (CSRB)
Command Register B (CRB)
Transmitter Buffer B (TBB)
Interrupt-Vector Register (IVR)
Output Port Configuration Register (OPCR)
Set Output Port Register (OPR) bits
Reset Output Port Register (OPR) bits
are accessed by an identical pointer independent of the
channel A pointer. Mode, command, clock-select, and
status registers are duplicated for each channel to allow
independent operation and control (except that both
channels are restricted to baud rates that are in the
same set).
相關(guān)PDF資料
PDF描述
XR68C92 DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C92CJ DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C92CP DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C92CV DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
XR68C92IJ DUAL UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR68C192IV-F 功能描述:UART 接口集成電路 Dual Channel UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR68C681 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Dual Channel UART (DUART)
XR68C681CJ 制造商:EXAR 制造商全稱:EXAR 功能描述:CMOS Dual Channel UART (DUART)
XR68C681CJ44 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
XR68C681CJ-F 功能描述:UART 接口集成電路 0.5V-2V UART temp 0C to 70C RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel