REV. 1.0.3 2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO 2.9.1 Transmit Holding Register (THR) - Write Only The transmit holding r" />
參數(shù)資料
型號(hào): XR16V554DIV-0A-EB
廠商: Exar Corporation
文件頁(yè)數(shù): 7/43頁(yè)
文件大小: 0K
描述: EVAL BOARD FOR XR16V554D 64LQFP
標(biāo)準(zhǔn)包裝: 1
系列: *
XR16V554/554D
15
REV. 1.0.3
2.25V TO 3.6V QUAD UART WITH 16-BYTE FIFO
2.9.1
Transmit Holding Register (THR) - Write Only
The transmit holding register is an 8-bit register providing a data interface to the host processor. The host
writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits,
parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input
register to the transmit FIFO of 16 bytes when FIFO operation is enabled by FCR bit-0. Every time a write
operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data
location.
2.9.2
Transmitter Operation in non-FIFO Mode
The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the
data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled
by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.
FIGURE 7. TRANSMITTER OPERATION IN NON-FIFO MODE
Transmit
Holding
Register
(THR)
Transmit Shift Register (TSR)
Data
Byte
L
S
B
M
S
B
THR Interrupt (ISR bit-1)
Enabled by IER bit-1
TXNOFIFO1
16X Clock
2.9.3
Transmitter Operation in FIFO Mode
The host may fill the transmit FIFO with up to 16 bytes of transmit data. The THR empty flag (LSR bit-5) is set
whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the
FIFO becomes empty. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set
when TSR/FIFO becomes empty.
FIGURE 8. TRANSMITTER OPERATION IN FIFO AND FLOW CONTROL MODE
Transmit Data Shift Register
( TSR)
Transmit
Data Byte
THR Interrupt (ISR bit-1)
When it becomes empty.
FIFO is Enabled by FCR
Bit-0=1
Transmit
FIFO
16X Clock
TXFIFO1
相關(guān)PDF資料
PDF描述
RBC15DCAI-S189 CONN EDGECARD 30POS R/A .100 SLD
1-6374039-0 C/A 62.5/125, PLNM ZIP, SC 10
LK1608R82M-T INDUCTOR MULTILAYER .82UH 0603
VI-J7Y-EZ-S CONVERTER MOD DC/DC 3.3V 16.5W
CBC2016T330M INDUCTOR POWER 33UH 0806
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16V554DIV-F 功能描述:UART 接口集成電路 2.25V-3.6V 16B FIFO temp -45 to 85C;UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16V554DIVTR-F 功能描述:UART 接口集成電路 XR16V554DIVTR-F RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16V554IJ 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
XR16V554IJ-0A-EVB 功能描述:界面開(kāi)發(fā)工具 Supports V554 68ld PLCC,ISA Interface RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
XR16V554IJ-F 功能描述:UART 接口集成電路 2.25V-3.6V 16B FIFO temp -45 to 85C;UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel