參數(shù)資料
型號： XQ2V1000-4FG456N
廠商： XILINX INC
元件分類： FPGA
英文描述： QPro Virtex-II 1.5V Military QML Platform FPGAs
中文描述： FPGA, 1280 CLBS, 1000000 GATES, 650 MHz, PBGA456
封裝： 1 MM PITCH, MO-151AAJ-1, FBGA-456
文件頁數(shù)： 9/128頁
文件大?。?/td> 2738K
代理商： XQ2V1000-4FG456N
QPro Virtex-II 1.5V Military QML Platform FPGAs
DS122 (v1.1) January 7, 2004
Product Specification
www.xilinx.com
1-800-255-7778
9
R
The DDR mechanism shown in
Figure 4
can be used to mir-
ror a copy of the clock on the output. This is useful for prop-
agating a clock along the data that has an identical delay. It
is also useful for multiple clock generation, where there is a
unique clock driver for every clock load. Virtex-II devices
can produce many copies of a clock with very little skew.
Each group of two registers has a clock enable signal (ICE
for the input registers, OCE for the output registers, and
TCE for the 3-state registers). The clock enable signals are
active High by default. If left unconnected, the clock enable
for that storage element defaults to the active state.
Each IOB block has common synchronous or asynchronous
set and reset (SR and REV signals).
SR forces the storage element into the state specified by the
SRHIGH or SRLOW attribute. SRHIGH forces a logic “1”.
SRLOW forces a logic “0”. When SR is used, a second input
(REV) forces the storage element into the opposite state. The
reset condition predominates over the set condition. The ini-
tial state after configuration or global initialization state is
defined by a separate INIT0 and INIT1 attribute. By default,
the SRLOW attribute forces INIT0, and the SRHIGH attribute
forces INIT1.
For each storage element, the SRHIGH, SRLOW, INIT0,
and INIT1 attributes are independent. Synchronous or
asynchronous set/reset is consistent in an IOB block.
All the control signals have independent polarities. Any
inverter placed on a control input is automatically absorbed.
Each register or latch (independent of all other registers or
latches) (see
Figure 5
) can be configured as follows:
No set or reset
Synchronous set
Synchronous reset
Synchronous set and reset
Asynchronous set (preset)
Asynchronous reset (clear)
Asynchronous set and reset (preset and clear)
The synchronous reset overrides a set, and an asynchro-
nous clear overrides a preset.
Figure 4:
Double Data Rate Registers
D1
CLK1
DDR MUX
Q1
FDDR
D2
CLK2
(50/50 duty cycle clock)
CLOCK
Q
Q
Q2
D1
CLK1
DDR MUX
DCM
Q1
FDDR
D2
CLK2
Q2
180
°
0
°
DS031_26_100900
ds122_1_1.fm Page 9 Wednesday, January 7, 2004 9:15 PM
相關(guān)PDF資料
PDF描述
XQ2V3000 QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V3000-4BG575M QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V3000-4BG575N QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V3000-4BG728M QPro Virtex-II 1.5V Military QML Platform FPGAs
XQ2V3000-4BG728N QPro Virtex-II 1.5V Military QML Platform FPGAs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XQ2V1000-BG575I 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Platform FPGAs
XQ2V1000-BG575M 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Platform FPGAs
XQ2V1000-BG575N 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Platform FPGAs
XQ2V1000-BG728I 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Platform FPGAs
XQ2V1000-BG728M 制造商:XILINX 制造商全稱:XILINX 功能描述:QPro Virtex-II 1.5V Platform FPGAs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*