參數(shù)資料
型號: XPC850ZT80BU
廠商: Freescale Semiconductor
文件頁數(shù): 45/72頁
文件大?。?/td> 0K
描述: IC MPU POWERQUICC 80MHZ 256-PBGA
標準包裝: 60
系列: MPC8xx
處理器類型: 32-位 MPC8xx PowerQUICC
速度: 80MHz
電壓: 3.3V
安裝類型: 表面貼裝
封裝/外殼: 256-LBGA
供應(yīng)商設(shè)備封裝: 256-PBGA(23x23)
包裝: 托盤
MPC850 PowerQUICC Integrated Communications Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
5
Features
— Gate mode can enable/disable counting
— Interrupt can be masked on reference match and event capture
Interrupts
— Eight external interrupt request (IRQ) lines
— Twelve port pins with interrupt capability
— Fifteen internal interrupt sources
— Programmable priority among SCCs and USB
— Programmable highest-priority request
Single socket PCMCIA-ATA interface
— Master (socket) interface, release 2.1 compliant
— Single PCMCIA socket
— Supports eight memory or I/O windows
Communications processor module (CPM)
— 32-bit, Harvard architecture, scalar RISC communications processor (CP)
— Protocol-specific command sets (for example, GRACEFUL STOP TRANSMIT stops transmission
after the current frame is finished or immediately if no frame is being sent and CLOSE RXBD
closes the receive buffer descriptor)
— Supports continuous mode transmission and reception on all serial channels
— Up to 8 Kbytes of dual-port RAM
— Twenty serial DMA (SDMA) channels for the serial controllers, including eight for the four
USB endpoints
— Three parallel I/O registers with open-drain capability
Four independent baud-rate generators (BRGs)
— Can be connected to any SCC, SMC, or USB
— Allow changes during operation
— Autobaud support option
Two SCCs (serial communications controllers)
— Ethernet/IEEE 802.3, supporting full 10-Mbps operation
— HDLC/SDLC (all channels supported at 2 Mbps)
— HDLC bus (implements an HDLC-based local area network (LAN))
— Asynchronous HDLC to support PPP (point-to-point protocol)
— AppleTalk
— Universal asynchronous receiver transmitter (UART)
— Synchronous UART
— Serial infrared (IrDA)
— Totally transparent (bit streams)
— Totally transparent (frame based with optional cyclic redundancy check (CRC))
相關(guān)PDF資料
PDF描述
XPC850ZT66BU IC MPU POWERQUICC 66MHZ 256-PBGA
XPC850ZT50BU IC MPU POWERQUICC 50MHZ 256-PBGA
XPC850SRZT80BU IC MPU POWERQUICC 80MHZ 256-PBGA
XPC850SRZT66BU IC MPU POWERQUICC 66MHZ 256-PBGA
XPC850SRZT50BU IC MPU POWERQUICC 50MHZ 256-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XPC855TCZP50D4 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications
XPC855TCZP66D4 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications
XPC855TZP50 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Controller Miscellaneous - Datasheet Reference
XPC855TZP50D4 制造商:Motorola Inc 功能描述:
XPC855TZP66D4 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Family Hardware Specifications