參數(shù)資料
型號(hào): XCS30-3PQ240C
廠商: Xilinx Inc
文件頁(yè)數(shù): 43/83頁(yè)
文件大小: 0K
描述: IC FPGA 5V C-TEMP 240-PQFP
產(chǎn)品變化通告: Spartan,Virtex FPGA/SCD Discontinuation 18/Oct/2010
標(biāo)準(zhǔn)包裝: 24
系列: Spartan®
LAB/CLB數(shù): 576
邏輯元件/單元數(shù): 1368
RAM 位總計(jì): 18432
輸入/輸出數(shù): 192
門數(shù): 30000
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 240-BFQFP
供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
Spartan and Spartan-XL FPGA Families Data Sheet
48
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Capacitive Load Factor
Figure 34 shows the relationship between I/O output delay
and load capacitance. It allows a user to adjust the specified
output delay if the load capacitance is different than 50 pF.
For example, if the actual load capacitance is 120 pF, add
2.5 ns to the specified delay. If the load capacitance is 20
pF, subtract 0.8 ns from the specified output delay.
Figure 34 is usable over the specified operating conditions
of voltage and temperature and is independent of the output
slew rate control.
Figure 34: Delay Factor at Various Capacitive Loads
DS060_35_080400
-2
0
20
406080
Capacitance (pF)
Delta
Dela
y
(ns)
100
120
140
-1
0
1
2
3
相關(guān)PDF資料
PDF描述
ASC60DRYI-S13 CONN EDGECARD 120POS .100 EXTEND
XC5VLX30T-1FFG665CES IC FPGA VIRTEX-5 ES 30K 665FCBGA
AMM40DRSS CONN EDGECARD 80POS DIP .156 SLD
XC5VLX110-1FFG1760CES IC FPGA VIRTEX5 ES 110K 1760FBGA
HSC18DTEN CONN EDGECARD 36POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30-3PQ240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3PQ256C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3PQ256I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3PQ280C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3PQ280I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays