參數(shù)資料
型號: XCS10XL-5CS144C
廠商: Xilinx Inc
文件頁數(shù): 35/83頁
文件大?。?/td> 0K
描述: IC FPGA 3.3V C-TEMP 144-CSBGA
標準包裝: 198
系列: Spartan®-XL
LAB/CLB數(shù): 196
邏輯元件/單元數(shù): 466
RAM 位總計: 6272
輸入/輸出數(shù): 112
門數(shù): 10000
電源電壓: 3 V ~ 3.6 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-TFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 144-LCSBGA(12x12)
Spartan and Spartan-XL FPGA Families Data Sheet
40
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
Readback Switching Characteristics Guidelines
The following guidelines reflect worst-case values over the
recommended operating conditions.
Figure 33: Spartan and Spartan-XL Readback Timing Diagram
Spartan and Spartan-XL Readback Switching Characteristics
Symbol
Description
Min
Max
Units
TRTRC
rdbk.TRIG
rdbk.TRIG setup to initiate and abort Readback
200
-
ns
TRCRT
rdbk.TRIG hold to initiate and abort Readback
50
-
ns
TRCRD
rdclk.I
rdbk.DATA delay
-
250
ns
TRCRR
rdbk.RIP delay
-
250
ns
TRCH
High time
250
500
ns
TRCL
Low time
250
500
ns
Notes:
1.
Timing parameters apply to all speed grades.
2.
If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.
TRTRC
TRCRT
TRCH
TRCRR
TRCRD
TRTRC
TRCRT
TRCL
DUMMY
rdbk.DATA
rdbk.RIP
rdclk.I
rdbk.TRIG
Finished
Internal Net
VALID
DS060_32_080400
VALID
相關(guān)PDF資料
PDF描述
65801-145LF CLINCHER RECEPTACLE ASSY GOLD
XC4062XL-3BG560I IC FPGA I-TEMP 3.3V 3SPD 560MBGA
MPC860PZQ80D4R2 IC MPU PWRQUICC 80MHZ 357-PBGA
IDT7005S35JI IC SRAM 64KBIT 35NS 68PLCC
AMC50DRYS-S93 CONN EDGECARD 100PS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS10XL-5CS144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL FPGA
XCS10XL-5CS208C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5CS208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5CS240C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS10XL-5CS240I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays