- 您現(xiàn)在的位置：買賣IC網 > PDF目錄375003 > XC9536-5CS48C (XILINX INC) XC9536 In-System Programmable CPLD PDF資料下載
參數(shù)資料
| 型號： | XC9536-5CS48C |
| 廠商： | XILINX INC |
| 元件分類： | PLD |
| 英文描述： | XC9536 In-System Programmable CPLD |
| 中文描述： | FLASH PLD, 5 ns, PBGA48 |
| 封裝： | CSP-48 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 165K |
| 代理商： | XC9536-5CS48C |
2005 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm
.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
36 macrocells with 800 usable gates
Available in small footprint packages
-
44-pin PLCC (34 user I/O pins)
-
44-pin VQFP (34 user I/O pins)
-
48-pin CSP (36 user I/O pins)
Optimized for high-performance 2.5V systems
-
Low power operation
-
Multi-voltage operation
Advanced system features
-
In-system programmable
-
Superior pin-locking and routability with
Fast CONNECT II switch matrix
-
Extra wide 54-input Function Blocks
-
Up to 90 product-terms per macrocell with
individual product-term allocation
-
Local clock inversion with three global and one
product-term clocks
-
Individual output enable per output pin
-
Input hysteresis on all user and boundary-scan pin
inputs
-
Bus-hold circuitry on all user pin inputs
-
Full IEEE Standard 1149.1 boundary-scan (JTAG)
Fast concurrent programming
Slew rate control on individual outputs
Enhanced data security features
Excellent quality and reliability
-
20 year data retention
-
ESD protection exceeding 2,000V
Pin-compatible with 3.3V-core XC9536XL device in the
44-pin PLCC, 44-pin VQFP, and 48-pin CSP packages
Description
The XC9536XV is a 2.5V CPLD targeted for high-perfor-
mance, low-voltage applications in leading-edge communi-
cations and computing systems. It is comprised of two
54V18 Function Blocks, providing 800 usable gates with
propagation delays of 5 ns. See
Figure 2
for architecture
overview.
Power Estimation
Power dissipation in CPLDs can vary substantially depend-
ing on the system frequency, design application and output
loading. To help reduce power dissipation, each macrocell
in a XC9500XV device may be configured for low-power
mode (from the default high-performance mode). In addi-
tion, unused product-terms and macrocells are automati-
cally deactivated by the software to further conserve power.
For a general estimate of I
CC
, the following equation may be
used:
P
TOTAL
= P
INT
+ P
IO
= I
CCINT
x V
CCINT
+ P
IO
Separating internal and I/O power here is convenient
because XC9500XV CPLDs also separate the correspond-
ing power pins. P
IO
is a strong function of the load capaci-
tance driven, so it is handled by I = CVf. I
CCINT
is another
situation that reflects the actual design considered and the
internal switching speeds. An estimation expression for
I
CCINT
(taken from simulation) is:
I
CCINT
(mA) = MC
HS
(0.122 X PT
HS
+ 0.238) + MC
LP
(0.042 x
PT
LP
+ 0.171) + 0.04(MC
HS
+ MC
LP
) x f
MAX
x MC
TOG
where:
MC
HS
= # macrocells used in high speed mode
MC
LP
= #macrocells used in low power mode
PT
HS
= average p-terms used per high speed macrocell
PT
LP
= average p-terms used over low power macrocell
f
MAX
= max clocking frequency in the device
MC
TOG
= % macrocells toggling on each clock (12% is
frequently a good estimate
This calculation was derived from laboratory measurements
of an XC9500XV part filled with 16-bit counters and allowing
a single output (the LSB) to be enabled. The actual I
CC
value varies with the design application and should be veri-
fied during normal system operation.
Figure 1
shows the
above estimation in a graphical form. For a more detailed
discussion of power consumption in this device, see Xilinx
application note
XAPP361, “Planning for High Speed
XC9500XV Designs.”
0
XC9536XV High-performance
CPLD
DS053 (v2.6) April 15, 2005
0
1
Product Specification
R
Figure 1:
Typical I
CC
vs. Frequency for XC9536XV
Clock Frequency (MHz)
T
C
0
100
200
DS053_01_121501
60
20
120 MHz
200 MHz
30
L
ow Power
150
50
10
40
50
Hi
g
h Performance
相關PDF資料 |
PDF描述 |
|---|---|
| XC9536-5CS48I | XC9536 In-System Programmable CPLD |
| XC9536-5PC44C | XC9536 In-System Programmable CPLD |
| XC9536-5PC44I | XC9536 In-System Programmable CPLD |
| XC9536-5VQ44I | XC9536 In-System Programmable CPLD |
| XC9536-6 | XC9536 In-System Programmable CPLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC9536-5CS48I | 制造商:XILINX 制造商全稱:XILINX 功能描述:XC9536 In-System Programmable CPLD |
| XC9536-5CSG48C | 制造商:Xilinx from Components Direct 功能描述:CPLD XC9500 FAMILY 800 GATES 36 MACRO CELLS 100MHZ 0.5UM - Trays 制造商:Xilinx 功能描述:CPLD XC9500 Family 800 Gates 36 Macro Cells 100MHz 0.5um (CMOS) Technology 5V 48-Pin CSBGA |
| XC95365PC44C | 制造商:XILINX 功能描述:* |
| XC9536-5PC44C | 功能描述:IC CPLD 36 MCELL C-TEMP 44-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - CPLD（復雜可編程邏輯器件） 系列:XC9500 標準包裝:24 系列:CoolRunner II 可編程類型:系統(tǒng)內可編程 最大延遲時間 tpd(1):7.1ns 電壓電源 - 內部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:208-BFQFP 供應商設備封裝:208-PQFP（28x28） 包裝:托盤 |
| XC9536-5PC44C0090 | 制造商:Xilinx 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。