- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1974 > XC95108-10PQG100C (Xilinx Inc)IC CPLD 108 MACROCELL 100-PQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | XC95108-10PQG100C |
| 廠(chǎng)商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC CPLD 108 MACROCELL 100-PQFP |
| 產(chǎn)品變化通告： | Product Discontinuation 26/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 66 |
| 系列： | XC9500 |
| 可編程類(lèi)型： | 系統(tǒng)內(nèi)可編程（最少 10,000 次編程/擦除循環(huán)） |
| 最大延遲時(shí)間 tpd(1)： | 10.0ns |
| 電壓電源 - 內(nèi)部： | 4.75 V ~ 5.25 V |
| 邏輯元件/邏輯塊數(shù)目： | 6 |
| 宏單元數(shù)： | 108 |
| 門(mén)數(shù)： | 2400 |
| 輸入/輸出數(shù)： | 81 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-BQFP |
| 供應(yīng)商設(shè)備封裝： | 100-QFP（14x20） |
| 包裝： | 托盤(pán) |
| 其它名稱(chēng)： | 122-1461 |
DS066 (v5.0) May 17, 2013
1
Product Specification
1998, 2003–2006, 2013 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
– PRODUCT OBSOLETE / UNDER OBSOLESCENCE –
Features
7.5 ns pin-to-pin logic delays on all pins
fCNT to 125 MHz
108 macrocells with 2,400 usable gates
Up to 108 user I/O pins
5V in-system programmable
-
Endurance of 10,000 program/erase cycles
-
Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
-
90 product terms drive any or all of 18 macrocells
within Function Block
-
Global and product term clocks, output enables,
set and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design
protection
High-drive 24 mA outputs
3.3V or 5V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of more than one
XC9500 concurrently
Available in 84-pin PLCC, 100-pin PQFP, 100-pin
TQFP, and 160-pin PQFP packages
Description
The XC95108 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of eight
36V18 Function Blocks, providing 2,400 usable gates with
propagation delays of 7.5 ns. See Figure 2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC95108 by con-
figuring macrocells to standard or low-power modes of
operation. Unused macrocells are turned off to minimize
power dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
ICC (mA) = MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1 shows a typical calculation for the XC95108
device.
0
XC95108 In-System
Programmable CPLD
DS066 (v5.0) May 17, 2013
05
Product Specification
R
Figure 1: Typical ICC vs. Frequency for XC95108
Clock Frequency (MHz)
Typical
I
CC
(mA)
050
100
(180)
(250)
(170)
200
300
100
High Performance
Low Power
DS066_01_110501
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。