參數(shù)資料
型號(hào): XC95288-20HQ208I
廠商: Xilinx Inc
文件頁(yè)數(shù): 1/12頁(yè)
文件大小: 0K
描述: IC CPLD 288 MCELL I-TEMP 208HQFP
產(chǎn)品變化通告: XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010
標(biāo)準(zhǔn)包裝: 24
系列: XC9500
可編程類(lèi)型: 系統(tǒng)內(nèi)可編程(最少 10,000 次編程/擦除循環(huán))
最大延遲時(shí)間 tpd(1): 20.0ns
電壓電源 - 內(nèi)部: 4.5 V ~ 5.5 V
邏輯元件/邏輯塊數(shù)目: 16
宏單元數(shù): 288
門(mén)數(shù): 6400
輸入/輸出數(shù): 168
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 208-BFQFP 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
包裝: 托盤(pán)
DS069 (v5.0) May 17, 2013
Product Specification
1
1998–2006, 2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other
countries. All other trademarks are the property of their respective owners.
Product Obsolete/Under Obsolescence
Features
15 ns pin-to-pin logic delays on all pins
fCNT to 95 MHz
288 macrocells with 6,400 usable gates
Up to 166 user I/O pins
5V in-system programmable
-
Endurance of 10,000 program/erase cycles
-
Program/erase over full commercial voltage and
temperature range
Enhanced pin-locking architecture
Flexible 36V18 Function Block
-
90 product terms drive any or all of 18 macrocells
within Function Block
-
Global and product term clocks, output enables,
set and reset signals
Extensive IEEE Std 1149.1 boundary-scan (JTAG)
support
Programmable power reduction mode in each
macrocell
Slew rate control on individual outputs
User programmable ground pin capability
Extended pattern security features for design
protection
High-drive 24 mA outputs
3.3V or 5V I/O capability
Advanced CMOS 5V FastFLASH technology
Supports parallel programming of more than one
XC9500 concurrently
Available 352-pin BGA and 208-pin HQFP packages
Description
The XC95288 is a high-performance CPLD providing
advanced in-system programming and test capabilities for
general purpose logic integration. It is comprised of eight
36V18 Function Blocks, providing 6,400 usable gates with
propagation delays of 15 ns. See Figure 2 for the architec-
ture overview.
Power Management
Power dissipation can be reduced in the XC95288 by con-
figuring macrocells to standard or low-power modes of
operation. Unused macrocells are turned off to minimize
power dissipation.
Operating current for each design can be approximated for
specific operating conditions using the following equation:
ICC (mA) = MCHP (1.7) + MCLP (0.9) + MC (0.006 mA/MHz) f
Where:
MCHP = Macrocells in high-performance mode
MCLP = Macrocells in low-power mode
MC = Total number of macrocells used
f = Clock frequency (MHz)
Figure 1 shows a typical calculation for the XC95288
device.
0
XC95288 In-System
Programmable CPLD
DS069 (v5.0) May 17, 2013
05
Product Specification
R
Figure 1: Typical ICC vs. Frequency for XC95288
Clock Frequency (MHz)
Typical
I
CC
(mA)
050
300
(500)
(700)
(500)
600
900
100
High Performance
Low Power
DS069_01_110101
相關(guān)PDF資料
PDF描述
XC95288XL-6CSG280C IC CPLD 288MCELL 6NS 280-CSBGA
XC95288XV-7TQ144C IC CPLD 2.5V ISP 144-TQFP
XC9536-5VQG44C IC CPLD 36MCELL 5NS 44-VQFP
XC9536XL-10CSG48I IC CPLD 36MCELL 10NS 48-CSBGA
XC9536XV-7VQ44C IC CPLD 2.5V ISP 44-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC95288XL 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:High-Performance CPLD
XC95288XL10BG256C 制造商:XILINX 功能描述:*
XC95288XL-10BG256C 制造商:Xilinx 功能描述:CPLD XC9500XL 6.4K GATES 288 MCRCLLS 111.1MHZ 0.35UM 3.3V 25 - Trays
XC95288XL-10BG256C0100 制造商:Xilinx 功能描述:
XC95288XL-10BG256I 功能描述:IC CPLD 288MCELL 10NS 256PBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:XC9500XL 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門(mén)數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤(pán)