參數(shù)資料
型號: XC6SLX150T-2FG900I
廠商: Xilinx Inc
文件頁數(shù): 8/89頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 6 900FGGBGA
標(biāo)準(zhǔn)包裝: 27
系列: Spartan® 6 LXT
LAB/CLB數(shù): 11519
邏輯元件/單元數(shù): 147443
RAM 位總計: 4939776
輸入/輸出數(shù): 540
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 900-BBGA
供應(yīng)商設(shè)備封裝: 900-FBGA
Spartan-6 FPGA Data Sheet: DC and Switching Characteristics
DS162 (v3.0) October 17, 2011
Product Specification
16
Table 21: GTP Transceiver User Clock Switching Characteristics(1)
Symbol
Description
Conditions
Speed Grade
Units
-3
-3N
-2
-1L
FTXOUT
TXOUTCLK maximum frequency
320
270
N/A
MHz
FRXREC
RXRECCLK maximum frequency
320
270
N/A
MHz
TRX
RXUSRCLK maximum frequency
320
270
N/A
MHz
TRX2
RXUSRCLK2 maximum frequency
1 byte interface
156.25
125
N/A
MHz
2 byte interface
160
125
N/A
MHz
4 byte interface
80
67.5
N/A
MHz
TTX
TXUSRCLK maximum frequency
320
270
N/A
MHz
TTX2
TXUSRCLK2 maximum frequency
1 byte interface
156.25
125
N/A
MHz
2 byte interface
160
125
N/A
MHz
4 byte interface
80
67.5
N/A
MHz
Notes:
1.
Clocking must be implemented as described in UG386: Spartan-6 FPGA GTP Transceivers User Guide.
Table 22: GTP Transceiver Transmitter Switching Characteristics
Symbol
Description
Condition
Min
Typ
Max
Units
TRTX
TX Rise time
20%–80%
140
ps
TFTX
TX Fall time
80%–20%
120
ps
TLLSKEW
TX lane-to-lane skew(1)
400
ps
VTXOOBVDPP
Electrical idle amplitude
20
mV
TTXOOBTRANSITION
Electrical idle transition time
50
ns
TJ3.125
Total Jitter(2)
3.125 Gb/s
0.35
UI
DJ3.125
Deterministic Jitter(2)
0.15
UI
TJ2.5
Total Jitter(2)
2.5 Gb/s
0.33
UI
DJ2.5
Deterministic Jitter(2)
0.15
UI
TJ1.62
Total Jitter(2)
1.62 Gb/s
0.20
UI
DJ1.62
Deterministic Jitter(2)
0.10
UI
TJ1.25
Total Jitter(2)
1.25 Gb/s
0.20
UI
DJ1.25
Deterministic Jitter(2)
0.10
UI
TJ614
Total Jitter(2)
614 Mb/s
0.10
UI
DJ614
Deterministic Jitter(2)
0.05
UI
Notes:
1.
Using same REFCLK input with TXENPMAPHASEALIGN enabled for up to four consecutive GTP transceiver sites.
2.
Using PLL_DIVSEL_FB = 2, INTDATAWIDTH = 1. These values are NOT intended for protocol specific compliance determinations.
相關(guān)PDF資料
PDF描述
GCB105DHBT CONN EDGECARD 210PS R/A .050 SLD
FMC19DRAN-S734 CONN EDGECARD 38POS .100 R/A SLD
FMC19DRAH-S734 CONN EDGECARD 38POS .100 R/A SLD
XC6SLX150T-2FGG900I IC FPGA SPARTAN 6 147K 900FGGBGA
RMC17DTES CONN EDGECARD 34POS .100 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC6SLX150T-2FGG484C 功能描述:IC FPGA SPARTAN 6 147K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX150T-2FGG484CES9953 制造商:Xilinx 功能描述:XLXXC6SLX150T-2FGG484CES9953 SPARTAN6LXT
XC6SLX150T-2FGG484I 功能描述:IC FPGA SPARTAN 6 147K 484FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX150T-2FGG676C 功能描述:IC FPGA SPARTAN 6 147K 676FGGBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan® 6 LXT 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計:4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC6SLX150T-2FGG676CES9981 制造商:Xilinx 功能描述: