參數(shù)資料
型號(hào): XC4VLX100-10FFG1148C
廠商: Xilinx Inc
文件頁數(shù): 33/58頁
文件大?。?/td> 0K
描述: IC FPGA VIRTEX-4 100K 1148-FBGA
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-4 LX
LAB/CLB數(shù): 12288
邏輯元件/單元數(shù): 110592
RAM 位總計(jì): 4423680
輸入/輸出數(shù): 768
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1148-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 1148-FCPBGA(35x35)
其它名稱: 122-1486
Virtex-4 FPGA Data Sheet: DC and Switching Characteristics
DS302 (v3.7) September 9, 2009
Product Specification
39
CLKOUT_FREQ_FX_HF_MS_MIN
CLKFX, CLKFX180
210
MHz
CLKOUT_FREQ_FX_HF_MS_MAX
350
315
300
MHz
Input Clocks (High Frequency Mode)
CLKIN_FREQ_DLL_HF_MS_MIN(6)
CLKIN (using DLL outputs only)(1,3,4,5)
150
MHz
CLKIN_FREQ_DLL_HF_MS_MAX
500
450
400
MHz
CLKIN_FREQ_FX_HF_MS_MIN
CLKIN (using DFS outputs)(2,3,4)
50
MHz
CLKIN_FREQ_FX_HF_MS_MAX(6)
350
315
300
MHz
PSCLK_FREQ_HF_MS_MIN
PSCLK
111
KHz
PSCLK_FREQ_HF_MS_MAX
500
450
400
MHz
Notes:
1.
DLL outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled.
4.
When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/55 to
55/45).
5.
The DCM must be reset if the clock input clock stops for more than 100 ms.
6.
These values also apply when using both DLL and DFS outputs.
Table 45: Operating Frequency Ranges for DCM in Maximum Speed (MS) Mode (Continued)
Symbol
Description
Speed Grade
Units
-12
-11
-10
Table 46: Operating Frequency Ranges for DCM in Maximum Range (MR) Mode
Symbol
Description
Speed Grade
Units
-12
-11
-10
Outputs Clocks (Low Frequency Mode)
CLKOUT_FREQ_1X_LF_MR_MIN
CLK0, CLK90, CLK180, CLK270
19
MHz
CLKOUT_FREQ_1X_LF_MR_MAX
40
36
32
MHz
CLKOUT_FREQ_2X_LF_MR_MIN
CLK2X, CLK2X180
38
MHz
CLKOUT_FREQ_2X_LF_MR_MAX
80
72
64
MHz
CLKOUT_FREQ_DV_LF_MR_MIN
CLKDV
1.2
MHz
CLKOUT_FREQ_DV_LF_MR_MAX
26.7
24
21.3
MHz
CLKOUT_FREQ_FX_LF_MR_MIN
CLKFX, CLKFX180
19
MHz
CLKOUT_FREQ_FX_LF_MR_MAX
40
36
32
MHz
Input Clocks (Low Frequency Mode)
CLKIN_FREQ_DLL_LF_MR_MIN
CLKIN (using DLL outputs)(1,3,4,5,6)
19
MHz
CLKIN_FREQ_DLL_LF_MR_MAX
40
36
32
MHz
CLKIN_FREQ_FX_LF_MR_MIN
CLKIN (using DFS outputs only)(2,3,4)
111
MHz
CLKIN_FREQ_FX_LF_MR_MAX
35
32
28
MHz
PSCLK_FREQ_LF_MR_MIN
PSCLK
111
KHz
PSCLK_FREQ_LF_MR_MAX
262.50
236.30
210.00
MHz
Notes:
1.
DLL Outputs are used in these instances to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
2.
DFS Outputs are used in these instances to describe the outputs: CLKFX and CLKFX180.
3.
When using the DCMs CLKIN_DIVIDE_BY_2 attribute these values should be doubled.
4.
When using a CLKIN frequency > 400 MHz and the DCMs CLKIN_DIVIDE_BY_2 attribute, the CLKIN duty cycle must be within ±5% (45/55 to
55/45).
5.
The DCM must be reset if the clock input clock stops for more than 100 ms.
6.
These values also apply when using both DLL and DFS outputs.
相關(guān)PDF資料
PDF描述
W25X40CLZPIG IC FLASH SPI 4MBIT 8WSON
W25X40CLSNIG IC FLASH SPI 4MBIT 8SOIC
IDT71256SA15PZG8 IC SRAM 256KBIT 15NS 28TSOP
AMM36DRKH-S13 CONN EDGECARD 72POS .156 EXTEND
ABB60DHAS-S621 CONN EDGECARD 120PS R/A .050 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4VLX100-10FFG1148I 功能描述:IC FPGA VIRTEX-4LX 100K 1148FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VLX100-10FFG1513C 功能描述:IC FPGA VIRTEX-4 100K 1513-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VLX100-10FFG1513I 功能描述:IC FPGA VIRTEX-4LX 100K 1513FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC4VLX100-11FF1148C 制造商:Xilinx 功能描述:FPGA VIRTEX-4 110592 CELLS 90NM 1.2V 1148FCBGA - Trays
XC4VLX100-11FF1148I 功能描述:IC FPGA VIRTEX-4LX 1148FFBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:Virtex®-4 LX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)