參數(shù)資料
型號(hào): XC4010E-4PQ208I
廠商: Xilinx Inc
文件頁(yè)數(shù): 58/68頁(yè)
文件大?。?/td> 0K
描述: IC FPGA I-TEMP 5V 4SPD 208-PQFP
產(chǎn)品變化通告: Product Discontinuation 28/Jul/2010
標(biāo)準(zhǔn)包裝: 24
系列: XC4000E/X
LAB/CLB數(shù): 400
邏輯元件/單元數(shù): 950
RAM 位總計(jì): 12800
輸入/輸出數(shù): 160
門數(shù): 10000
電源電壓: 4.5 V ~ 5.5 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
R
May 14, 1999 (Version 1.6)
6-65
XC4000E and XC4000X Series Field Programmable Gate Arrays
6
Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics
0
DOUT
CCLK
1
2
345
6
7
BYTE
0
BYTE
1
BYTE 0 OUT
BYTE 1 OUT
RDY/BUSY
INIT
1
0
X6096
Description
Symbol
Min
Max
Units
CCLK
INIT (High) setup time
TIC
5
s
D0 - D7 setup time
TDC
60
ns
D0 - D7 hold time
TCD
0ns
CCLK High time
TCCH
50
ns
CCLK Low time
TCCL
60
ns
CCLK Frequency
FCC
8
MHz
Notes:
1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the
rst data byte on the second rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every
eighth consecutive rising edge of CCLK.
2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does
not require such a response.
3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore,
additional CCLK pulses are clearly required after the last byte has been loaded.
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC4010E-4PQ160I IC FPGA I-TEMP 5V 4SPD 160-PQFP
ABB108DHLR CONN EDGECARD 216PS .050 DIP SLD
XC4010E-4PG191I IC FPGA I-TEMP 5V 4SPD 191-CPGA
AMC36DRYI-S13 CONN EDGECARD 72POS .100 EXTEND
XC4010E-4PC84I IC FPGA I-TEMP 5V 4SPD 84-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC4010L-5PC84C 功能描述:IC 3.3V FPGA 400 CLB'S 84-PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC4000 標(biāo)準(zhǔn)包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計(jì):226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
XC4010L-5PC84I 制造商:Xilinx 功能描述:
XC4010L-5PQ208I 制造商:Xilinx 功能描述:
XC4010L5TQ176C 制造商:Xilinx 功能描述:
XC4010PQ208CKJ 制造商:XIL 功能描述:4010 XILINX S7I5A