- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4287 > XC3S400AN-5FTG256C (Xilinx Inc)IC FPGA SPARTAN-3AN 256FTBGA PDF資料下載
參數(shù)資料
| 型號： | XC3S400AN-5FTG256C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 58/123頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-3AN 256FTBGA |
| 標準包裝： | 90 |
| 系列： | Spartan®-3AN |
| LAB/CLB數(shù)： | 896 |
| 邏輯元件/單元數(shù)： | 8064 |
| RAM 位總計： | 368640 |
| 輸入/輸出數(shù)： | 195 |
| 門數(shù)： | 400000 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 256-LBGA |
| 供應商設備封裝： | 256-FTBGA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
Spartan-3AN FPGA Family: Introduction and Ordering Information
DS557 (v4.1) April 1, 2011
Product Specification
4
Configuration
Spartan-3AN FPGAs are programmed by loading
configuration data into robust, reprogrammable, static
CMOS configuration latches (CCLs) that collectively control
all functional elements and routing resources. The FPGA’s
configuration data is stored on-chip in nonvolatile Flash
memory, or externally in a PROM or some other nonvolatile
medium, either on or off the board. After applying power, the
configuration data is written to the FPGA using any of seven
different modes:
Configure from internal SPI Flash memory (Figure 2)
Completely self-contained
Reduced board space
Easy-to-use configuration interface
Master Serial from a Xilinx Platform Flash PROM
Serial Peripheral Interface (SPI) from an external
industry-standard SPI serial Flash
Byte Peripheral Interface (BPI) Up from an
industry-standard x8 or x8/x16 parallel NOR Flash
Slave Serial, typically downloaded from a processor
Slave Parallel, typically downloaded from a processor
Boundary-Scan (JTAG), typically downloaded from a
processor or system tester
The MultiBoot feature stores multiple configuration files in
the on-chip Flash, providing extended life with field
upgrades. MultiBoot also supports multiple system
solutions with a single board to minimize inventory and
simplify the addition of new features, even in the field.
Flexibility is maintained to do additional MultiBoot
configurations via the external configuration method.
The Spartan-3AN device authentication protocol prevents
cloning. Design cloning, unauthorized overbuilding, and
complete reverse engineering have driven device security
requirements to higher and higher levels. Authentication
moves the security from bitstream protection to the next
generation of design-level security protecting both the
design and embedded microcode. The authentication
algorithm is entirely user defined, implemented using FPGA
logic. Every product, generation, or design can have a
different algorithm and functionality to enhance security.
In-System Flash Memory
Each Spartan-3AN FPGA contains abundant integrated SPI
serial Flash memory, shown in Table 3, used primarily to
store the FPGA’s configuration bitstream. However, the
Flash memory array is large enough to store at least two
MultiBoot FPGA configuration bitstreams or nonvolatile
data required by the FPGA application, such as
code-shadowed MicroBlaze processor applications.
After configuration, the FPGA design has full access to the
in-system Flash memory via an internal SPI interface; the
control logic is implemented with FPGA logic. Additionally,
the FPGA application itself can store nonvolatile data or
provide live, in-system Flash updates.
The Spartan-3AN device in-system Flash memory supports
leading-edge serial Flash features.
Small page size (264 or 528 bytes) simplifies
nonvolatile data storage
Randomly accessible, byte addressable
Up to 66 MHz serial data transfers
SRAM page buffers
Read Flash data while programming another Flash
page
EEPROM-like byte write functionality
Two buffers in most devices, one in XC3S50AN
Page, Block, and Sector Erase
X-Ref Target - Figure 2
Figure 2: Spartan-3AN FPGA Configuration Interface from Internal SPI Flash Memory
M2
M1
M0
VCCAUX
INIT_B
DONE
Spartan-3AN FPGA
‘0’
‘1’
3.3V
Configure
from internal
flash memory
Indicates when
configuration is
finished
DS557-1_06_082810
Table 3: Spartan-3AN Device In-System Flash Memory
Part Number
Total Flash
Memory
(Bits)
FPGA
Bitstream
(Bits)
Additional
Flash
Memory
(Bits)(1)
XC3S50AN
1,081,344
437,312
642,048
XC3S200AN
4,325,376
1,196,128
3,127,872
XC3S400AN
4,325,376
1,886,560
2,437,248
XC3S700AN
8,650,752
2,732,640
5,917,824
XC3S1400AN
17,301,504
4,755,296
12,545,280
Notes:
1.
Aligned to next available page location.
相關PDF資料 |
PDF描述 |
|---|---|
| 24LC024T-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| XA2S100E-6TQ144I | IC FPGA SPARTAN-IIE 144TQFP |
| 24LC024-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| 24LC025-E/MC | IC EEPROM 2KBIT 400KHZ 8DFN |
| XC6SLX9-L1FT256I | IC FPGA SPARTAN 6 256FTGBGA |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XC3S5000-4FG1156C | 制造商:Rochester Electronics LLC 功能描述: 制造商:Xilinx 功能描述: |
| XC3S5000-4FG1156CES | 制造商:Xilinx 功能描述: |
| XC3S5000-4FG1156I | 制造商:Xilinx 功能描述: |
| XC3S5000-4FG676C | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays |
| XC3S5000-4FG676I | 制造商:Xilinx 功能描述:FPGA SPARTAN-3 5M GATES 74880 CELLS 630MHZ 1.2V 676FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。