參數(shù)資料
型號: XC3S1400A-4FT256I
廠商: Xilinx Inc
文件頁數(shù): 33/132頁
文件大?。?/td> 0K
描述: IC FPGA SPARTAN 3 256FTBGA
標準包裝: 90
系列: Spartan®-3A
LAB/CLB數(shù): 2816
邏輯元件/單元數(shù): 25344
RAM 位總計: 589824
輸入/輸出數(shù): 161
門數(shù): 1400000
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 256-LBGA
供應商設備封裝: 256-FTBGA
Pinout Descriptions
128
DS529-4 (v2.0) August 19, 2010
User I/Os by Bank
Table 88 indicates how the 502 available user-I/O pins are
distributed between the four I/O banks on the FG676
package. The AWAKE pin is counted as a dual-purpose I/O.
Footprint Migration Differences
The XC3S1400A FPGA is the only Spartan-3A device
offered in the FG676 package. However, Table 89
summarizes footprint and functionality differences between
the XC3S1400A and the XC3SD1800A in the Spartan-3A
DSP family. There are 17 unconnected balls in the
XC3S1400A that become 16 input-only pins and one I/O pin
in the XC3SD1800A. All other pins not listed in Table 89
unconditionally migrate between the Spartan-3A devices
and the Spartan-3A DSP devices available in the FG676
package. The arrows indicate the direction for easy
migration. For more details on the Spartan-3A DSP family
and pinouts, and additional differences in the FG676 pinout
for the XC3SD3400A device, see DS610.
Table 88: User I/Os Per Bank for the XC3S1400A in the FG676 Package
Package
Edge
I/O Bank
Maximum I/O
All Possible I/O Pins by Type
I/O
INPUT
DUAL
VREF
CLK
Top
0
120
82
20
1
9
8
Right
1
130
67
15
30
10
8
Bottom
2
120
67
14
21
10
8
Left
3
132
97
18
0
9
8
TOTAL
502
313
67
52
38
32
Table 89: FG676 Footprint Differences
Pin
Bank
XC3S1400A
Migration
XC3SD1800A
A24
0
N.C.
INPUT
B24
0
N.C.
INPUT
D5
0
N.C.
INPUT
E6
0
N.C.
VREF (INPUT)
E9
0
N.C.
INPUT
F9
0
N.C.
VREF (INPUT)
F18
0
N.C.
INPUT
G18
0
N.C.
VREF (INPUT)
W18
2
N.C.
VREF (INPUT)
Y8
2
N.C.
VREF (INPUT)
Y18
2
N.C.
INPUT
Y19
2
N.C.
INPUT
AA8
2
N.C.
INPUT
AC5
2
N.C.
INPUT
AC22
2
N.C.
I/O
AD5
2
N.C.
INPUT
AD23
2
N.C.
VREF(INPUT)
DIFFERENCES
17
Legend:
This pin can unconditionally migrate from the device on
the left to the device on the right. Migration in the other
direction is possible depending on how the pin is
configured for the device on the right.
相關PDF資料
PDF描述
XC3S1400A-5FGG676C IC SPARTAN-3A FPGA 1400K 676FBGA
XC3S1400AN-4FGG676I IC FPGA SPARTAN-AN 1400K 676FBGA
XC3S1600E-5FGG484C IC FPGA SPARTAN-3E 1600K 484FBGA
XC3S400AN-4FG400I IC FPGA SPARTAN 3AN 400FBGA
XC3SD1800A-4CSG484LI IC FPGA SPARTAN 3 DSP 484CSGBGA
相關代理商/技術參數(shù)
參數(shù)描述
XC3S1400A-4FTG256C 功能描述:IC FPGA SPARTAN3A 1400K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S1400A-4FTG256I 功能描述:IC FPGA SPARTAN3A 1400K 256FTBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S1400A-5FG484C 功能描述:IC SPARTAN-3A FPGA 1400K 484FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S1400A-5FG676C 功能描述:IC SPARTAN-3A FPGA 1400K 676FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC3S1400A-5FGG484C 功能描述:IC SPARTAN-3A FPGA 1400K 484FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-3A 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)