參數(shù)資料
型號： XC3064L-8TQ144I
廠商： Xilinx Inc
文件頁數(shù)： 58/76頁
文件大小： 0K
描述： IC FPGA 3.3V I-TEMP 144-TQFP
產(chǎn)品變化通告： XC3000(L) Discontinuation 01/Feb/2003
標準包裝： 60
系列： XC3000A/L
LAB/CLB數(shù)： 224
RAM 位總計： 46064
輸入/輸出數(shù)： 120
門數(shù)： 4500
電源電壓： 3 V ~ 3.6 V
安裝類型： 表面貼裝
工作溫度： -40°C ~ 100°C
封裝/外殼： 144-LQFP
供應商設備封裝： 144-TQFP（20x20）
R
November 9, 1998 (Version 3.1)
7-63
XC3000 Series Field Programmable Gate Arrays
7
XC3100L IOB Switching Characteristics Guidelines
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark
timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more
detailed, more precise, and more up-to-date timing information, use the values provided by the timing calculator and used
in the simulator.
Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). Typical slew rate limited output
rise/fall times are approximately four times longer.
2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal
pull-up resistor or alternatively configured as a driven output or driven from an external source.
3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract
clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is
negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.
Speed Grade
-3
-2
Description
Symbol
Min
Max
Min
Max
Units
Propagation Delays (Input)
Pad to Direct In (I)
Pad to Registered In (Q) with latch (XC3100L)
transparent
Clock (IK) to Registered In (Q)
3
4
TPID
TPTG
TIKRI
2.2
11.0
2.2
2.0
11.0
1.9
ns
Set-up Time (Input)
Pad to Clock (IK) set-up time
XC3142L
XC3190L
1TPICK
9.5
9.9
9.0
9.4
ns
Propagation Delays (Output)
Clock (OK) to Pad
(fast)
same
(slew rate limited)
Output (O) to Pad
(fast)
same
(slew-rate limited)(XC3100L)
3-state to Pad begin hi-Z
(fast)
same
(slew-rate limited)
3-state to Pad active and valid (fast)(XC3100L)
same
(slew -rate limited)
7
10
9
8
TOKPOTOK
PO
TOPF
TTSHZ
TTSON
4.4
10.0
3.3
9.0
5.5
9.0
15.0
4.0
9.7
3.0
8.7
5.0
8.5
14.2
ns
Set-up and Hold Times (Output)
Output (O) to clock (OK) set-up time (XC3100L)
Output (O) to clock (OK) hold time
5
6
TOOK
TOKO
4.0
0
3.6
0
ns
Clock
Clock High time
Clock Low time
Export Control Maximum flip-flop toggle rate
11
12
TIOH
TIOL
FTOG
1.6
270
1.3
325
ns
MHz
Global Reset Delays
RESET Pad to Registered In (Q)
(XC3142L)
(XC3190L)
RESET Pad to output pad
(fast)
(slew-rate limited)
13
15
TRRI
TRPO
16.0
21.0
17.0
23.0
16.0
21.0
17.0
23.0
ns
Advance
Product Obsolete or Under Obsolescence
相關(guān)PDF資料
PDF描述
XC2S100-6FG456C IC FPGA 2.5V C-TEMP 456-FBGA
XC5210-6TQ144C IC FPGA 324 CLB'S 144-TQFP
AMC36DRYI CONN EDGECARD 72POS .100 DIP SLD
XC3064L-8TQ144C IC FPGA 3.3V C-TEMP 144-TQFP
XC3042L-8VQ100I IC FPGA 3.3V I-TEMP 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3090 制造商:XILINX 制造商全稱:XILINX 功能描述:Logic Cell Array Families
XC3090-100CB164B 制造商:Xilinx 功能描述:
XC3090-100CB164C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3090-100CB164M 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3090-100CQ164C 制造商:Xilinx 功能描述:Field-Programmable Gate Array, 320 Cell, 164 Pin, Ceramic, Quad CERPAK
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*