參數(shù)資料
型號: XC2S150-5PQG208C
廠商: Xilinx Inc
文件頁數(shù): 53/99頁
文件大小: 0K
描述: IC SPARTAN-II FPGA 150K 208-PQFP
標(biāo)準(zhǔn)包裝: 24
系列: Spartan®-II
LAB/CLB數(shù): 864
邏輯元件/單元數(shù): 3888
RAM 位總計: 49152
輸入/輸出數(shù): 140
門數(shù): 150000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應(yīng)商設(shè)備封裝: 208-PQFP(28x28)
產(chǎn)品目錄頁面: 599 (CN2011-ZH PDF)
其它名稱: 122-1308
Spartan-II FPGA Family: DC and Switching Characteristics
DS001-3 (v2.8) June 13, 2008
Module 3 of 4
Product Specification
57
R
IOB Input Delay Adjustments for Different Standards(1)
Input delays associated with the pad are specified for LVTTL. For other standards, adjust the delays by the values shown. A
delay adjusted in this way constitutes a worst-case limit.
Symbol
Description
Standard
Speed Grade
Units
-6
-5
Data Input Delay Adjustments
TILVTTL
Standard-specific data input delay
adjustments
LVTTL
0
ns
TILVCMOS2
LVCMOS2
–0.04
–0.05
ns
TIPCI33_3
PCI, 33 MHz, 3.3V
–0.11
–0.13
ns
TIPCI33_5
PCI, 33 MHz, 5.0V
0.26
0.30
ns
TIPCI66_3
PCI, 66 MHz, 3.3V
–0.11
–0.13
ns
TIGTL
GTL
0.20
0.24
ns
TIGTLP
GTL+
0.11
0.13
ns
TIHSTL
HSTL
0.03
0.04
ns
TISSTL2
SSTL2
–0.08
–0.09
ns
TISSTL3
SSTL3
–0.04
–0.05
ns
TICTT
CTT
0.02
ns
TIAGP
AGP
–0.06
–0.07
ns
Notes:
1.
Input timing for LVTTL is measured at 1.4V. For other I/O standards, see the table "Delay Measurement Methodology," page 60.
相關(guān)PDF資料
PDF描述
TACR685K010R CAP TANT 6.8UF 10V 10% 0805
GMC43DRAS-S734 CONN EDGECARD 86POS .100 R/A SLD
AMC18DRYS-S734 CONN EDGECARD 36POS DIP .100 SLD
FMC10DREN-S13 CONN EDGECARD 20POS .100 EXTEND
XC3S250E-4PQG208C IC SPARTAN-3E FPGA 250K 208-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2S150-5PQG208I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 150K GATES 3888 CELLS 263MHZ 2.5V 208PQFP - Trays
XC2S150-5TQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S150-5TQG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family