參數(shù)資料
型號: XC2C64A-7QFG48I
廠商: Xilinx Inc
文件頁數(shù): 3/16頁
文件大?。?/td> 0K
描述: IC CR-II CPLD 64MCELL 48QFN
標(biāo)準(zhǔn)包裝: 260
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 6.7ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1500
輸入/輸出數(shù): 37
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-QFN-EP(7x7)
包裝: 托盤
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
Product Specification
R
Timing Model
Figure 11 shows the CoolRunner-II CPLD timing model. It
represents one aspect of the overall architecture from a tim-
ing viewpoint. Each little block is a time delay that a signal
incurs if the signal passes through such a resource. Timing
reports are created by tallying the incremental signal delays
as signals progress within the CPLD. Software creates the
timing reports after a design has been mapped onto the
specific part, and knows the specific delay values for a given
speed grade. Equations for the higher level timing values
(i.e., TPD and FSYSTEM) are available. Table 6 summarizes
the individual parameters and provides a brief definition of
their associated functions. Xilinx application note XAPP375
details the CoolRunner-II CPLD family timing with several
examples.
Figure 11: CoolRunner-II CPLD Timing Model
Note: Always refer to the timing report in ISE Software for accurate timing values for paths.
D/T
S/R
TF
TSUI THI
TCOI
TAOI
TECSU
TECHO
TOUT
TSLEW
TEN
XAPP375_03_010303
TOEM
TPDI
TLOGI2
TLOGI1
TIN
THYS
CE
TDIN
THYS
TCT
TGCK
THYS
TGSR
THYS
TGTS
THYS
Table 6: Timing Parameter Definitions
Symbol
Parameter
Buffer Delays
TlN
Input Buffer Delay
TDIN
Direct data register input delay
TGCK
Global clock (GCK) buffer delay
TGSR
Global set/reset (GSR) buffer delay
TGTS
Global output enable (GTS) buffer delay
TOUT
Output buffer delay
TEN
Output buffer enable/disable delay
TSLEW
Output buffer slew rate control delay
P-term Delays
TCT
Control Term delay (single PT or FB-CT)
TLOGI1
Single P-term logic delay
TLOGI2
Multiple P-term logic delay adder
Macrocell Delays
TPDI
Macrocell input to output valid
TSUI
Macro register setup before clock
THI
Macro register hold after clock
TECSU
Macro register enable clock setup time
TECHO
Macro register enable clock hold time
TCOI
Macro register clock to output valid
TAOI
Macro register set/reset to output valid
THYS
Hysteresis selection delay adder
Feedback Delays
TF
Feedback delay
TOEM
Macrocell to Global OE delay
Table 6: Timing Parameter Definitions (Continued)
Symbol
Parameter
相關(guān)PDF資料
PDF描述
TAJB475M025A CAP TANT 4.7UF 25V 20% 1210
GSM02DREN CONN EDGECARD 4POS .156 EYELET
IRU1010CY IC REG LDO ADJ 1A SOT-223
IRU1010CS IC REG LDO ADJ 1A 8-SOIC
XA9572XL-15VQG44I IC CPLD 3.3V 72MCELL 44-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C64A-7VQ100C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 100VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 100-VQFP
XC2C64A-7VQ100I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 100-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 100VQFP
XC2C64A-7VQ44C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 44-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 44VQFP
XC2C64A-7VQ44I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 44-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 44VQFP
XC2C64A-7VQG100C 功能描述:IC CR-II CPLD 64MCELL 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP(14x14) 包裝:托盤