the same VC" />
參數(shù)資料
型號： XC2C64A-7QFG48I
廠商： Xilinx Inc
文件頁數(shù)： 10/16頁
文件大?。?/td> 0K
描述： IC CR-II CPLD 64MCELL 48QFN
標(biāo)準(zhǔn)包裝： 260
系列： CoolRunner II
可編程類型： 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1)： 6.7ns
電壓電源 - 內(nèi)部： 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目： 4
宏單元數(shù)： 64
門數(shù)： 1500
輸入/輸出數(shù)： 37
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝： 48-QFN-EP（7x7）
包裝： 托盤
CoolRunner-II CPLD Family
DS090 (v3.1) September 11, 2008
3
Product Specification
R
the same VCCIO level. (See Table 5 for a summary of
CoolRunner-II CPLD I/O standards.)
Architecture Description
CoolRunner-II CPLD is a highly uniform family of fast, low
power CPLDs. The underlying architecture is a traditional
CPLD architecture combining macrocells into Function
Blocks (FBs) interconnected with a global routing matrix,
the Xilinx Advanced Interconnect Matrix (AIM). The FBs use
a Programmable Logic Array (PLA) configuration which
allows all product terms to be routed and shared among any
of the macrocells of the FB. Design software can efficiently
synthesize and optimize logic that is subsequently fit to the
FBs and connected with the ability to utilize a very high per-
centage of device resources. Design changes are easily
and automatically managed by the software, which exploits
the 100% routability of the Programmable Logic Array within
each FB. This extremely robust building block delivers the
industry’s highest pinout retention, under very broad design
conditions. The architecture is explained in more detail with
the discussion of the underlying FBs, logic and intercon-
nect.
The design software automatically manages these device
resources so that users can express their designs using
completely generic constructs without knowledge of these
architectural details. More advanced users can take advan-
tage of these details to more thoroughly understand the
software’s choices and direct its results.
Figure 1 shows the high-level architecture whereby FBs
attach to pins and interconnect to each other within the
internal interconnect matrix. Each FB contains 16 macro-
cells. The BSC path is the JTAG Boundary Scan Control
Table 4: CoolRunner-II CPLD Family Features
XC2C32A
XC2C64A
XC2C128
XC2C256
XC2C384
XC2C512
IEEE 1532
I/O banks
2
4
Clock division
-
DualEDGE
Registers
DataGATE
-
LVTTL
LVCMOS33, 25,
18, and 15(1)
SSTL2_1
-
SSTL3_1
-
HSTL_1
-
Configurable
ground
Quadruple data
security
Open drain outputs
Hot plugging
Schmitt Inputs
1.
LVCMOS15 requires the use of Schmitt-trigger inputs.
相關(guān)PDF資料
PDF描述
TAJB475M025A CAP TANT 4.7UF 25V 20% 1210
GSM02DREN CONN EDGECARD 4POS .156 EYELET
IRU1010CY IC REG LDO ADJ 1A SOT-223
IRU1010CS IC REG LDO ADJ 1A 8-SOIC
XA9572XL-15VQG44I IC CPLD 3.3V 72MCELL 44-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC2C64A-7VQ100C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 100VQFP 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 100-VQFP
XC2C64A-7VQ100I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 100-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 100VQFP
XC2C64A-7VQ44C 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 44-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 44VQFP
XC2C64A-7VQ44I 制造商:Xilinx 功能描述:CPLD COOLRUNNER-II 1.5K GATES 64 MCRCLLS 300MHZ 0.18UM 1.8V - Trays 制造商:Xilinx 功能描述:IC CR-II CPLD 64MCELL 44-VQFP 制造商:Xilinx 功能描述:IC CPLD 64MC 6.7NS 44VQFP
XC2C64A-7VQG100C 功能描述:IC CR-II CPLD 64MCELL 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - CPLD（復(fù)雜可編程邏輯器件） 系列:CoolRunner II 標(biāo)準(zhǔn)包裝:90 系列:ispMACH® 4A 可編程類型:系統(tǒng)內(nèi)可編程 最大延遲時間 tpd(1):7.5ns 電壓電源 - 內(nèi)部:4.75 V ~ 5.25 V 邏輯元件/邏輯塊數(shù)目:- 宏單元數(shù):64 門數(shù):- 輸入/輸出數(shù):48 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*