參數(shù)資料
型號: XC164SM
廠商: INFINEON TECHNOLOGIES AG
英文描述: 16-Bit Single-Chip Microcontroller with C166SV2 Core
中文描述: 16位單片機與C166SV2核心
文件頁數(shù): 21/66頁
文件大?。?/td> 599K
代理商: XC164SM
XC164SM
Derivatives
Functional Description
Data Sheet
19
V1.0, 2005-11
3.3
With an interrupt response time of typically 8 CPU clocks (in case of internal program
execution), the XC164SM is capable of reacting very fast to the occurrence of non-
deterministic events.
The architecture of the XC164SM supports several mechanisms for fast and flexible
response to service requests that can be generated from various sources internal or
external to the microcontroller. Any of these interrupt requests can be programmed to
being serviced by the Interrupt Controller or by the Peripheral Event Controller (PEC).
In contrast to a standard interrupt service where the current program execution is
suspended and a branch to the interrupt vector table is performed, just one cycle is
‘stolen’ from the current CPU activity to perform a PEC service. A PEC service implies a
single byte or word data transfer between any two memory locations with an additional
increment of either the PEC source, or the destination pointer, or both. An individual PEC
transfer counter is implicitly decremented for each PEC service except when performing
in the continuous transfer mode. When this counter reaches zero, a standard interrupt is
performed to the corresponding source related vector location. PEC services are very
well suited, for example, for supporting the transmission or reception of blocks of data.
The XC164SM has 8 PEC channels each of which offers such fast interrupt-driven data
transfer capabilities.
A separate control register which contains an interrupt request flag, an interrupt enable
flag and an interrupt priority bit field exists for each of the possible interrupt nodes. Via
its related register, each node can be programmed to one of sixteen interrupt priority
levels. Once having been accepted by the CPU, an interrupt service can only be
interrupted by a higher prioritized service request. For the standard interrupt processing,
each of the possible interrupt nodes has a dedicated vector location.
Fast external interrupt inputs are provided to service external interrupts with high
precision requirements. These fast interrupt inputs feature programmable edge
detection (rising edge, falling edge, or both edges).
Software interrupts are supported by means of the ‘TRAP’ instruction in combination with
an individual trap (interrupt) number.
Table 3-2
shows all of the possible XC164SM interrupt sources and the corresponding
hardware-related interrupt flags, vectors, vector locations and trap (interrupt) numbers.
Note: Interrupt nodes which are not assigned to peripherals (unassigned nodes), may
be used to generate software controlled interrupt requests by setting the
respective interrupt request bit (xIR).
Interrupt System
相關(guān)PDF資料
PDF描述
XC164S 16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164TM 16-Bit Single-Chip Microcontroller with C166SV2 Core
XC167CI-16F 16-Bit Single-Chip Microcontroller with C166SV2 Core
XC167CI 16-Bit Single-Chip Microcontroller Preliminary
XC167CS-32F 16-Bit Single-Chip Microcontroller with C166SV2 Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC164SM_07 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164SM8F40FAAFXUMA1 制造商:Infineon Technologies AG 功能描述:IC MCU 16BIT 64KB TQFP-64-8
XC164TH 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164TH_07 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core
XC164TM 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:16-Bit Single-Chip Microcontroller with C166SV2 Core