- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4293 > XA3S50-4PQG208I (Xilinx Inc)IC FPGA SPARTAN-3 50K 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | XA3S50-4PQG208I |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 2/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA SPARTAN-3 50K 208-PQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Spartan®-3 XA |
| LAB/CLB數(shù)： | 192 |
| 邏輯元件/單元數(shù)： | 1728 |
| RAM 位總計(jì)： | 73728 |
| 輸入/輸出數(shù)： | 124 |
| 門數(shù)： | 50000 |
| 電源電壓： | 1.14 V ~ 1.26 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | -40°C ~ 100°C |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-PQFP（28x28） |
Introduction and Ordering Information
DS314 (v1.3) June 18, 2009
Product Specification
2
R
Fast look-ahead carry logic
Dedicated 18 x 18 multipliers
JTAG logic compatible with IEEE 1149.1/1532
SelectRAM hierarchical memory
Up to 576 Kbits of total block RAM
Up to 208 Kbits of total distributed RAM
Digital Clock Manager (up to four DCMs)
Clock skew elimination
Frequency synthesis
High-resolution phase shifting
Maximum clock frequency 125 MHz
Fully supported by Xilinx ISE software development
system
Synthesis, mapping, placement and routing
MicroBlaze processor, CAN, LIN, MOST, and other
cores
Pb-free packaging options
Xilinx and all of our production partners are qualified to
ISO-TS16949
Please refer to the Spartan-3 complete data sheet (DS099)
for a full product description, AC and DC specifications, and
package pinout descriptions
Architectural Overview
The Spartan-3 family architecture consists of five
fundamental programmable functional elements:
Configurable Logic Blocks (CLBs) contain RAM-based
Look-Up Tables (LUTs) to implement logic and storage
elements that can be used as flip-flops or latches.
CLBs can be programmed to perform a wide variety of
Input/Output Blocks (IOBs) control the flow of data
between the I/O pins and the internal logic of the
device. Each IOB supports bidirectional data flow plus
3-state operation. Twenty-six different signal standards,
including eight high-performance differential standards,
are available as shown in Table 2. Double Data-Rate
(DDR) registers are included. The Digitally Controlled
Impedance (DCI) feature provides automatic on-chip
terminations, simplifying board designs.
Block RAM provides data storage in the form of 18-Kbit
dual-port blocks.
Multiplier blocks accept two 18-bit binary numbers as
inputs and calculate the product.
Digital Clock Manager (DCM) blocks provide
self-calibrating, fully digital solutions for distributing,
delaying, multiplying, dividing, and phase shifting clock
signals.
These elements are organized as shown in Figure 1. A ring
of IOBs surrounds a regular array of CLBs. The XA3S50
has a single column of block RAM embedded in the array.
Those devices ranging from the XA3S200 to the XA3S1500
have two columns of block RAM. Each column is made up
of several 18 Kbit RAM blocks; each block is associated
with a dedicated multiplier. The DCMs are positioned at the
ends of the block RAM columns.
The Spartan-3 family features a rich network of traces and
switches that interconnect all five functional elements,
transmitting signals among them. Each functional element
has an associated switch matrix that permits multiple
connections to the routing.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XC3S200A-4VQ100I | IC FPGA SPARTAN 3 100VQFP |
| XC3S100E-4TQ144I | IC FPGA SPARTAN 3E 144TQFP |
| XC3S100E-5TQG144C | IC FPGA SPARTAN-3E 100K 144-TQFP |
| XC3S100E-5CPG132C | IC FPGA SPARTAN-3E 100K 132CSBGA |
| XC3S100E-4CPG132I | IC FPGA SPARTAN-3E 100K 132CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XA3S50-4PQG208Q | 功能描述:IC FPGA SPARTAN-3 50K 208-PQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
| XA3S50-4VQG100I | 功能描述:IC FPGA SPARTAN-3 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
| XA3S50-4VQG100Q | 功能描述:IC FPGA SPARTAN-3 50K 100-VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3 XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
| XA3S700A | 制造商:XILINX 制造商全稱:XILINX 功能描述:XA Spartan-3A Automotive FPGA Family Data Sheet |
| XA3S700A-4FGG400I | 功能描述:IC FPGA SPARTAN-3A 700K 400-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:Spartan®-3A XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計(jì):2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA（27x27） |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。