參數(shù)資料
型號: XA2C64A-8VQG44Q
廠商: Xilinx Inc
文件頁數(shù): 9/16頁
文件大?。?/td> 0K
描述: IC CPLD 64MCELL 33 I/O 44-VQFP
產(chǎn)品培訓(xùn)模塊: CoolRunner-II CPLD Starter Kit
標(biāo)準(zhǔn)包裝: 160
系列: CoolRunner II
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 6.7ns
電壓電源 - 內(nèi)部: 1.7 V ~ 1.9 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1500
輸入/輸出數(shù): 33
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-VQFP(10x10)
包裝: 托盤
XA2C64A CoolRunner-II Automotive CPLD
2
DS553 (v1.1) May 5, 2007
Product Specification
R
also 1.5V I/O compatible with the use of Schmitt-trigger
inputs.
Another feature that eases voltage translation is I/O bank-
ing. Two I/O banks are available on the CoolRunner-II Auto-
motive 64-macrocell device that permit easy interfacing to
3.3V, 2.5V, 1.8V, and 1.5V devices.
RealDigital Design Technology
Xilinx CoolRunner-II Automotive CPLDs are fabricated on a
0.18 micron process technology which is derived from lead-
ing edge FPGA product development. CoolRunner-II Auto-
motive CPLDs employ RealDigital, a design technique that
makes use of CMOS technology in both the fabrication and
design
methodology.
RealDigital
design
technology
employs a cascade of CMOS gates to implement sum of
products instead of traditional sense amplifier methodology.
Due to this technology, Xilinx CoolRunner-II Automotive
CPLDs achieve both high performance and low power oper-
ation.
Supported I/O Standards
The CoolRunner-II Automotive 64-macrocell features both
LVCMOS and LVTTL I/O implementations. See Table 1 for
I/O standard voltages. The LVTTL I/O standard is a general
purpose EIA/JEDEC standard for 3.3V applications that use
an LVTTL input buffer and Push-Pull output buffer. The
LVCMOS standard is used in 3.3V, 2.5V, 1.8V applications.
CoolRunner-II Automotive CPLDs are also 1.5V I/O com-
patible with the use of Schmitt-trigger inputs.
Table 1: I/O Standards for XA2C64A
IOSTANDARD Attribute Output VCCIO Input VCCIO
LVTTL
3.3
LVCMOS33
3.3
LVCMOS25
2.5
LVCMOS18
1.8
LVCMOS15(1)
1.5
(1) LVCMOS15 requires Schmitt-trigger inputs.
Figure 1: ICC vs Frequency
Table 2: ICC vs Frequency (LVCMOS 1.8V TA = 25°C)(1)
Frequency (MHz)
0
25
50
75
100
150
Typical ICC (mA)
0.017
1.8
3.7
5.5
7.48
11.0
Notes:
1.
16-bit up/down, Resetable binary counter (one counter per function block).
Frequency (MHz)
DS553_01_092106
I CC
(mA)
0
10
5
15
150
100
50
相關(guān)PDF資料
PDF描述
ACM28DTMD-S189 CONN EDGECARD 56POS R/A .156 SLD
RCB120DHLN CONN EDGECARD 240PS DIP .050 SLD
KCM55WR71E476MH01K CAP CER 47UF 25V 20% X7R 2220
TAJB475K010H CAP TANT 4.7UF 10V 10% 1210
ACM28DTMN-S189 CONN EDGECARD 56POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X-A2N 制造商:Leach International Corporation 功能描述:EM RLY DPDT 5A 28VDC 500OHM SCKT - Bulk
XA2S100E-6FT256Q 功能描述:IC FPGA SPARTAN-IIE 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-IIE XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA2S100E-6TQ144I 功能描述:IC FPGA SPARTAN-IIE 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-IIE XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA2S100E-6TQ144Q 功能描述:IC FPGA SPARTAN-IIE 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-IIE XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)
XA2S150E-6FT256I 功能描述:IC FPGA SPARTAN-IIE 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Spartan®-IIE XA 標(biāo)準(zhǔn)包裝:40 系列:Spartan® 6 LX LAB/CLB數(shù):3411 邏輯元件/單元數(shù):43661 RAM 位總計:2138112 輸入/輸出數(shù):358 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應(yīng)商設(shè)備封裝:676-FBGA(27x27)