13
FN8198.0
March 11, 2005
AC TIMING
HIGH-VOLTAGE WRITE CYCLE TIMING
VCC RAMP (sample tested)
Symbol
Parameter
Min.
Max.
Unit
fSCK
SSI/SPI clock frequency
2.0
MHz
tCYC
SSI/SPI clock cycle time
500
ns
tWH
SSI/SPI clock high time
200
ns
tWL
SSI/SPI clock low time
200
ns
tLEAD
Lead time
250
ns
tLAG
Lag time
250
ns
tSU
SI, SCK, HOLD and CS input setup time
50
ns
tH
SI, SCK, HOLD and CS input hold time
50
ns
tRI
SI, SCK, HOLD and CS input rise time
2
s
tFI
SI, SCK, HOLD and CS input fall time
2
s
tDIS
SO output disable time
0
500
ns
tV
SO output valid time
200
ns
tHO
SO output hold time
0
ns
tRO
SO output rise time
50
ns
tFO
SO output fall time
50
ns
tHOLD
HOLD time
400
ns
tHSU
HOLD setup time
100
ns
tHH
HOLD hold time
100
ns
tHZ
HOLD low to output in high Z
100
ns
tLZ
HOLD high to output in low Z
100
ns
TI
Noise suppression time constant at SI, SCK, HOLD and CS inputs
20
ns
tCS
CS deselect time
2
s
tWPASU
WP, A0 and A1 setup time
0
ns
tWPAH
WP, A0 and A1 hold time
0
ns
Symbol
Parameter
Typ.
Max.
Unit
tWR
High-voltage write cycle time (store instructions)
5
10
ms
Symbol
Parameter
Typ.
Max.
Unit
trVCC
VCC power-up rate
.2
50
V/ms
X9430