- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372534 > X4C105 RTC Module With CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X4C105 |
| 元件分類： | CPU監(jiān)測 |
| 英文描述： | RTC Module With CPU Supervisor |
| 中文描述： | 時(shí)鐘模塊CPU監(jiān)控 |
| 文件頁數(shù)： | 7/18頁 |
| 文件大小： | 93K |
| 代理商： | X4C105 |
X4C105
7
Acknowledge Polling
The disabling of the inputs during high voltage cycles
can be used to take advantage of the typical 5mS write
cycle time. Once the stop condition is issued to indicate
the end of the master’s byte load operation, the device
initiates the internal non volatile write cycle. Acknowledge
polling can be initiated immediately. To do this, the
master issues a start condition followed by the Slave
Address Byte for a write or read operation. If the device is
still busy with the high voltage cycle then no ACK will be
returned. If the device has completed the write operation,
an ACK will be returned and the host can then proceed
with the read or write operation. Refer to the flow chart in
Figure 8.
Serial Read Operations
Read operations are initiated in the same manner as
write operations with the exception that the R/W bit of the
Slave Address Byte is set to one. There are three basic
read operations: Current Address Read, Random Read,
and Sequential Read.
Current Address Read
Internally the device contains an address counter that
maintains the address of the last word read incremented
by one. Therefore, if the last read was to address n, the
next read operation would access data from address
n+1. On power up, the address of the address counter is
undefined, requiring a read or write operation for
initialization.
Upon receipt of the Slave Address Byte with the R/W bit
set to one, the device issues an acknowledge and then
transmits the eight bits of the Data Byte. The master
terminates the read operation when it does not respond
with an acknowledge during the ninth clock and then
issues a stop condition. Refer to figure 9 for the address,
acknowledge, and data transfer sequence.
It should be noted that the ninth clock cycle of the read
operation is not a “don’t care.” To terminate a read
operation, the master must either issue a stop condition
during the ninth cycle or hold SDA HIGH during the ninth
clock cycle and then issue a stop condition.
Random Read
A Random read operation allows the master to access
any memory location in the array. Prior to issuing the
Slave Address Byte with the R/W bit set to one, the
master must first perform a “dummy” write operation. The
master issues the start condition and the Slave Address
Byte, receives an acknowledge, then issues the Word
Address Byte. After acknowledging receipts of the Word
Address Byte, the master immediately issues another
start condition and the Slave Address Byte with the R/W
bit set to one. This is followed by an acknowledge from
the device and then by the eight bit word. The master
terminates the read operation by not responding with an
acknowledge and then issuing a stop condition. Refer to
figure 10 for the address, acknowledge, and data transfer
sequence.
ACK
returned
Issue Slave Address
Byte (Read or Write)
Byte load completed
by issuing STOP.
Enter ACK Polling
Issue STOP
Issue START
NO
YES
High Voltage Cycle
complete. Continue
command sequence
Issue STOP
NO
Continue normal
Read or Write
command sequence
PROCEED
YES
Figure 8. Acknowledge Polling Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X4ODC5R | |
| X4ODC5R5 | 16MHZ, TQFP, IND TEMP, 5V(MCU AVR) |
| X5045(中文) | RTC Module With CPU Supervisor |
| X5043(中文) | 512×8Bit CPU Supervisor with 4K SPI EEPROM(帶4Kb SPI EEPROM的CPU監(jiān)控器) |
| X5163(中文) | RTC Module With CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X4C105V20 | 功能描述:IC SUPERVISOR NOVRAM/EE 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4C105V20-3A | 功能描述:IC SUPERVISOR NOVRAM/EE 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4C105V20-3AT1 | 功能描述:IC SUPERVISOR NOVRAM/EE 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X4C105V20-3C7889 | 制造商:Intersil Corporation 功能描述: |
| X4C105V20I | 功能描述:IC SUPERVISOR NOVRAM/EE 20-TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。