- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄376440 > X40420V14IZ-B (INTERSIL CORP) Dual Voltage Monitor with Intergrated CPU Supervisor PDF資料下載
參數(shù)資料
| 型號(hào)： | X40420V14IZ-B |
| 廠(chǎng)商： | INTERSIL CORP |
| 元件分類(lèi)： | 電源管理 |
| 英文描述： | Dual Voltage Monitor with Intergrated CPU Supervisor |
| 中文描述： | 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO14 |
| 封裝： | 4.40 MM, ROHS COMPLIANT, PLASTIC, MO-153AC, TSSOP-14 |
| 文件頁(yè)數(shù)： | 3/25頁(yè) |
| 文件大小： | 395K |
| 代理商： | X40420V14IZ-B |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)
3
May 25, 2006
Low V
CC
detection circuitry protects the user’s system
from low voltage conditions, resetting the system
when V
CC
falls below the minimum V
TRIP1
point.
RESET/RESET is active until V
CC
returns to proper
operating level and stabilizes. A second voltage moni-
tor circuit tracks the unregulated supply to provide a
power fail warning or monitors different power supply
voltage. Three common low voltage combinations are
available, however, Intersil’s unique circuits allows the
threshold for either voltage monitor to be repro-
grammed to meet special needs or to fine-tune the
threshold for applications requiring higher precision.
A manual reset input provides debounce circuitry for
minimum reset component count.
A battery switch circuit compares V
CC
with V
BATT
input
and connects V
OUT
to whichever is higher. This pro-
vides voltage to external SRAM or other circuits in the
event of main power failure. The X40420, X40421 can
drive 50mA from V
CC
to 250μA from V
BATT
. The
device only switches to V
BATT
when V
CC
drops below
the low V
CC
voltage threshold and V
BATT
.
The Watchdog Timer provides an independent protec-
tion mechanism for microcontrollers. When the micro-
controller fails to restart a timer within a selectable
time out interval, the device activates the WDO signal.
The user selects the interval from three preset values.
Once selected, the interval does not change, even
after cycling the power.
The memory portion of the device is a CMOS Serial
EEPROM array with Intersil’s Block Lock protection.
The array is internally organized as x 8. The device
features an 2-wire interface and software protocol
allowing operation on a two-wire bus.
The device utilizes Intersil’s proprietary Direct Write
cell, providing a minimum endurance of 100,000
cycles and a minimum data retention of 100 years.
PIN CONFIGURATION
Example Application
Unreg.
Supply
5V
REG
+
Manual
Reset
Enable
SRAM
Addr
Addr
NMI
IRQ
RESET
I
2
C
uC
V
CC
BATT-ON
V
CC
V
BATT
V
OUT
V2MON
V2FAIL
VDO
RESET
MR
SCL SDA
X40420, X40421
V
BATT
WP
V
SS
V
CC
BATT-ON
SDA
SCL
3
4
5
2
1
12
11
10
13
14
LOWLINE
WDO
RESET
7
6
8
9
V2MON
MR
3
4
5
2
1
12
11
10
13
14
7
6
8
9
V
OUT
V2FAIL
V
BATT
WP
V
CC
BATT-ON
SDA
SCL
V
OUT
V
SS
LOWLINE
WDO
RESET
V2MON
MR
V2FAIL
X40420
X40421
14-Pin SOIC, TSSOP
14-Pin SOIC, TSSOP
PIN DESCRIPTION
Pin
1
Name
V2FAIL
Function
V2 Voltage Fail Output.
This open drain output goes LOW when V2MON is less than V
TRIP2
and
goes HIGH when V2MON exceeds V
TRIP2
. There is no power-up reset delay circuitry on this pin.
V2 Voltage Monitor Input.
When the V2MON input is less than the V
TRIP2
voltage, V2FAIL goes
LOW. This input can monitor an unregulated power supply with an external resistor divider or can
monitor a second power supply with no external components. Connect V2MON to V
SS
or
V
CC
when
not used.
Early Low V
CC
Detect.
This open drain output signal goes LOW when
V
CC
< V
TRIP1
.
When
V
CC
> V
TRIP1
, this pin is pulled high with the use of an external pull up resistor.
WDO Output.
WDO is an active LOW, open drain output which goes active whenever the watchdog
timer goes active.
Manual Reset Input.
Pulling the MR pin LOW initiates a system reset. The RESET/RESET pin will remain
HIGH/LOW until the pin is released and for the t
PURST
thereafter. It has an internal pull up resistor.
2
V2MON
3
LOWLINE
4
WDO
5
MR
X40420, X40421
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40420S14IZ-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14IZ-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14Z-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14Z-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420V14IZ-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40420V14Z-A | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Dual Voltage Monitor with Integrated CPU Supervisor and System Battery Switch |
| X40420V14Z-B | 制造商:INTERSIL 制造商全稱(chēng):Intersil Corporation 功能描述:Dual Voltage Monitor with Integrated CPU Supervisor and System Battery Switch |
| X40421 | 制造商:XICOR 制造商全稱(chēng):Xicor Inc. 功能描述:Dual Voltage Monitor with Integrated CPU Supervisor and System Battery Switch |
| X40421EVAL | 制造商:Intersil Corporation 功能描述:X40421 EVALUATION KIT - Bulk |
| X40421S14-A | 功能描述:IC VOLT MON DUAL SUP/SW 14-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類(lèi)型:簡(jiǎn)單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。