- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376440 > X40235 (Intersil Corporation) Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP PDF資料下載
參數(shù)資料
| 型號(hào)： | X40235 |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
| 中文描述： | 三電壓監(jiān)測(cè)器，葡萄牙，2千比特EEPROM存儲(chǔ)器，以及單/雙副處長 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 541K |
| 代理商： | X40235 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
13
FN8115.0
April 11, 2005
DCP Write Operation
A write to DCPx (x=0,1,2) can be performed using the
three byte command sequence shown in Figure 9.
In order to perform a write operation on a particular
DCP, the Write Enable Latch (WEL) bit of the CR Reg-
ister must first be set (See “BL1, BL0: Block Lock pro-
tection bits - (Nonvolatile)” on page 18.)
The Slave Address Byte 10101110 specifies that a
Write to a DCP is to be conducted. An ACKNOWL-
EDGE is returned by the X4023x after the Slave
Address, if it has been received correctly.
Next, an Instruction Byte is issued on SDA. Bits P1
and P0 of the Instruction Byte determine which WCR
is to be written, while the WT bit determines if the
Write is to be volatile or nonvolatile. If the Instruction
Byte format is valid, another ACKNOWLEDGE is then
returned by the X4023x.
Following the Instruction Byte, a Data Byte is issued to
the X4023x over SDA. The Data Byte contents is
latched into the WCR of the DCP on the first rising
edge of the clock signal, after the LSB of the Data Byte
(D0) has been issued on SDA (See Figure 34).
The Data Byte determines the “wiper position” (which
FET switch of the DCP resistive array is switched ON)
of the DCP. The maximum value for the Data Byte
depends upon which DCP is being addressed (see fol-
lowing table).
Using a Data Byte larger than the values specified
above results in the “wiper terminal” being set to the
highest tap position. The “wiper position” does NOT
roll-over to the lowest tap position.
For DCP0 (64 Tap) and DCP2 (256 Tap), the Data
Byte maps one to one to the “wiper position” of the
DCP “wiper terminal”. Therefore, the Data Byte
00001111 (15
10
) corresponds to setting the “wiper ter-
minal” to tap position 15. Similarly, the Data Byte
00011100 (28
10
) corresponds to setting the “wiper ter-
minal” to tap position 28. The mapping of the Data
Byte to “wiper position” data for DCP1 (100 Tap), is
shown in “APPENDIX 1” . An example of a simple C
language function which “translates” between the tap
position (decimal) and the Data Byte (binary) for
DCP1, is given in “APPENDIX 2” .
It should be noted that all writes to any DCP of the
X4023x are random in nature. Therefore, the Data
Byte of consecutive write operations to any DCP can
differ by an arbitrary number of bits. Also, setting the
bits P1 = 1, P0 = 1 is a reserved sequence, and will
result in no ACKNOWLEDGE after sending an Instruc-
tion Byte on SDA.
The factory default setting of all “wiper position” set-
tings is with 00h stored in the NVM of the DCPs. This
corresponds to having the “wiper terminal”
R
WX
(x = 0,1,2) at the “l(fā)owest” tap position, Therefore, the
resistance between
R
WX
and
R
LX
is a minimum
(essentially only the Wiper Resistance,
R
W
).
S
T
A
R
T
1
0
1
0
1
1
1
0
A
C
K
WT
0
0
0
0
0
P1 P0
A
C
K
S
T
O
P
A
C
K
D7
D6
D5
D4
D3
D2
D1
D0
SLAVE ADDRESS BYTE
INSTRUCTION BYTE
DATA BYTE
Figure 9.
DCP Write Command Sequence
P1- P0
0
0
1
1
DCPx
x = 0
x = 1
x = 2
# Taps
64
100
256
Max. Data Byte
3Fh
Refer to Appendix 1
FFh
Reserved
0
1
0
1
X40231, X40233, X40235, X40237, X40239
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| X40237 | Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
| X40239 | Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
| X40420V14IZ-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14IZ-A | Dual Voltage Monitor with Intergrated CPU Supervisor |
| X40420S14IZ-B | Dual Voltage Monitor with Intergrated CPU Supervisor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| X40235S16I-A | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40235S16I-AT1 | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40235S16I-B | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40235S16I-BT1 | 功能描述:IC VOLTAGE MON TRPL EE 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:100 系列:- 類型:簡單復(fù)位/加電復(fù)位 監(jiān)視電壓數(shù)目:1 輸出:- 復(fù)位:低有效 復(fù)位超時(shí):最小為 100 ms 電壓 - 閥值:4.38V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| X40237 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Voltage Monitors, POR, 2 kbit EEPROM MEMORY, and Single/Dual DCP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。