- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245695 > WEDPN16M72VR-100BM (MICROSEMI CORP-PMG MICROELECTRONICS) 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 PDF資料下載
參數(shù)資料
| 型號(hào)： | WEDPN16M72VR-100BM |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 16M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 |
| 封裝： | 32 X 25 MM, PLASTIC, BGA-219 |
| 文件頁(yè)數(shù)： | 10/13頁(yè) |
| 文件大?。?/td> | 161K |
| 代理商： | WEDPN16M72VR-100BM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
WEDPN16M72VR-XBX
White Electronic Designs Corporation Phoenix AZ (602) 437-1520
6
The CAS latency is the delay, in clock cycles, between the
registration of a READ command and the availability of the first
piece of output data. The latency can be set to two or three
clocks.
If a READ command is registered at clock edge
n, and the
latency is
m clocks, the data will be available by clock edge
n+m. The I/Os will start driving as a result of the clock edge
one cycle earlier (
n + m - 1), and provided that the relevant
access times are met, the data will be valid by clock edge
n
+ m. For example, assuming that the clock cycle time is such
that all relevant access times are met, if a READ command is
registered at T0 and the latency is programmed to two clocks,
the I/Os will start driving after T1 and the data will be valid by
T2. Table 2 below indicates the operating frequencies at
which each CAS latency setting can be used.
Reserved states should not be used as unknown operation or
incompatibility with future versions may result.
The normal operating mode is selected by setting M7and M8
to zero; the other combinations of values for M7 and M8 are
reserved for future use and/or test modes. The programmed
burst length applies to both READ and WRITE bursts.
Test modes and reserved states should not be used because
unknown operation or incompatibility with future versions
may result.
When M9 = 0, the burst length programmed via M0-M2
applies to both READ and WRITE bursts; when M9 = 1, the
programmed burst length applies to READ bursts, but write
accesses are single-location (nonburst) accesses.
The Truth Table provides a quick reference of available com-
mands. This is followed by a written description of each
command. Three additional Truth Tables appear following the
Operation section; these tables provide current state/next
state information.
FIG. 4 CAS LATENCY
CAS LATENCY
OPERATING MODE
WRITE BURST MODE
TABLE 2 - CAS LATENCY
ALLOWABLE OPERATING
FREQUENCY (MHZ)
CAS
SPEED
LATENCY = 2
LATENCY = 3
-66
≤ 50
≤ 66
-100
≤ 66
≤ 100
-125
≤ 100
≤ 125
-133
≤ 100
≤ 133
COMMANDS
CLK
Command
I/O
CLK
Command
I/O
T0
T1
T2
T3
T0
T1
T2
T3
T4
READ
NOP
CAS Latency = 2
DOUT
tLZ
tOH
tAC
READ
NOP
DOUT
tLZ
t
tAC
CAS Latency = 3
DON’T CARE
UNDEFINED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMS512K8-120DECE | 512K X 8 STANDARD SRAM, 120 ns, CDSO32 |
| WMS512K8-85CIE | 512K X 8 STANDARD SRAM, 85 ns, CDIP32 |
| WS512K32-35G2TIA | 512K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQMA68 |
| W1D256M72R8A-3.75AE-FB1 | 256M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 |
| W1D256M72R8A-3.75AE-JA2 | 256M X 8 DDR DRAM MODULE, 0.5 ns, DMA240 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPN16M72VR-125B2C | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M72VR-125B2I | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M72VR-125B2M | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M72VR-133B2C | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
| WEDPN16M72VR-133B2I | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:16MX72 REGISTERED SYNCHRONOUS DRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。