- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄245708 > WE32K32-80G1TI (WHITE ELECTRONIC DESIGNS CORP) 32K X 32 EEPROM 5V MODULE, 80 ns, CQFP68 PDF資料下載
參數(shù)資料
| 型號(hào)： | WE32K32-80G1TI |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | PROM |
| 英文描述： | 32K X 32 EEPROM 5V MODULE, 80 ns, CQFP68 |
| 封裝： | 23.90 MM, CERAMIC, QFP-68 |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大?。?/td> | 204K |
| 代理商： | WE32K32-80G1TI |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
10
WhiteElectronicDesignsCorporationPhoenix,AZ(602)437-1520
White Electronic Designs
WE32K32-XXX
SOFTWARE DATA PROTECTION
A software write protection feature may be enabled
or disabled by the user. When shipped by White
Microelectronics, the WE32K32-XXX has the
feature disabled. Write access to the device is
unrestricted.
To enable software write protection, the user writes
three access code bytes to three special internal
locations. Once write protection has been enabled,
each write to the EEPROM must use the same
three byte write sequence to permit writing. After
setting software data protection, any attempt to
write to the device without the three-byte command
sequence will start the internal write timers. No data
will be written to the device, however, for the
duration of tWC. The write protection feature can be
disabled by a six byte write sequence of specific
data to specific locations. Power transitions will not
reset the software write protection.
Each 32KByte block of the EEPROM has indepen-
dent write protection. One or more blocks may be
enabled and the rest disabled in any combination.
The software write protection guards against inad-
vertent writes during power transitions, or unautho-
rized modification using a PROM programmer.
HARDWARE DATA PROTECTION
These features protect against inadvertent writes to the
WE32K32-XXX. These are included to improve reli-
ability during normal operation:
a) VCC power on delay
As VCC climbs past 3.8V typical the device will wait
5msec typical before allowing write cycles.
b) VCC sense
While below 3.8V typical write cycles are inhibited.
c) Write inhibiting
Holding OE low and either CS or WE high inhibits
write cycles.
d) Noise filter
Pulses of <8ns (typ) on WE or CS will not initiate a
write cycle.
FIG. 10
SOFTWARE BLOCK DATA
PROTECTION DISABLE ALGORITHM(1)
(3)
NOTES:
1. Data Format: D7 - D0 (Hex);
Address Format: A14 - A0 (Hex).
2. Write Protect state will be activated at end of write even if no
other data is loaded.
3. Write Protect state will be deactivated at end of write period
even if no other data is loaded.
4. 1 to 64 bytes of data may be loaded.
EXIT DATA
PROTECT STATE
(3)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 80
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 20
TO
ADDRESS 5555
LOAD DATA XX
TO
ANY ADDRESS(4)
LOAD LAST BYTE
TO
LAST ADDRESS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WE128K32NP-150H1QA | 128K X 32 EEPROM 5V MODULE, 150 ns, CPGA66 |
| WF2M16W-150DLC5A | 2M X 16 FLASH 5V PROM MODULE, 150 ns, CDSO44 |
| W3EG6464S262D3G | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| W3EG6464S262JD3F | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
| WV3EG128M72EFSR335D3M | 128M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WE32K32-80G2UC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM |
| WE32K32-80G2UCA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM |
| WE32K32-80G2UI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM |
| WE32K32-80G2UIA | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM |
| WE32K32-80G2UM | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:EEPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。