- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄225535 > W9864G6IH-6 (WINBOND ELECTRONICS CORP) 4M X 16 DDR DRAM, 5 ns, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | W9864G6IH-6 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 4M X 16 DDR DRAM, 5 ns, PDSO54 |
| 封裝： | 0.400 INCH, ROHS COMPLIANT, TSOP2-54 |
| 文件頁數(shù)： | 40/44頁 |
| 文件大?。?/td> | 666K |
| 代理商： | W9864G6IH-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當前第40頁第41頁第42頁第43頁第44頁
W9864G6IH
Publication Release Date: Mar. 22, 2010
- 5 -
Revision A11
5. PIN DESCRIPTION
PIN NUMBER
PIN NAME
FUNCTION
DESCRIPTION
23 ~ 26, 22,
29 ~35
A0
A11
Address
Multiplexed pins for row and column address.
Row address: A0
A11. Column address: A0A7.
A10 is sampled during a precharge command to
determine if all banks are to be precharged or bank
selected by BS0, BS1.
20, 21
BS0, BS1
Bank Select
Select bank to activate during row address latch time,
or bank to read/write during address latch time.
2, 4, 5, 7, 8, 10,
11, 13, 42, 44,
45, 47, 48, 50,
51, 53
DQ0
DQ15
Data
Input/ Output
Multiplexed pins for data output and input.
19
CS
Chip Select
Disable or enable the command decoder. When
command decoder is disabled, new command is
ignored and previous operation continues.
18
RAS
Row Address
Strobe
Command input. When sampled at the rising edge of
the clock RAS , CAS and WE define the
operation to be executed.
17
CAS
Column
Address Strobe Referred to RAS
16
WE
Write Enable
Referred to RAS
39, 15
UDQM
LDQM
Input/output
mask
The output buffer is placed at Hi-Z (with latency of 2)
when DQM is sampled high in read cycle. In write
cycle, sampling DQM high will block the write
operation with zero latency.
38
CLK
Clock Inputs
System clock used to sample inputs on the rising
edge of clock.
37
CKE
Clock Enable
CKE controls the clock activation and deactivation.
When CKE is low, Power Down mode, Suspend
mode, or Self Refresh mode is entered.
1, 14, 27
VDD
Power
Power for input buffers and logic circuit inside DRAM.
28, 41, 54
VSS
Ground
Ground for input buffers and logic circuit inside
DRAM.
3, 9, 43, 49
VDDQ
Power for I/O
buffer
Separated power from VDD, to improve DQ noise
immunity.
6, 12, 46, 52
VSSQ
Ground for I/O
buffer
Separated ground from VSS, to improve DQ noise
immunity.
36, 40
NC
No Connection No connection.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WA-1RX33-A4 | SNAP ACTING/LIMIT SWITCH |
| WA-A325CBM | Peripheral Interface |
| WA-A325CPC | Peripheral Interface |
| WA-A325CPI | Peripheral Interface |
| WA-A325CPM | Peripheral Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9864G6IH-6I | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip SDRAM 64M-Bit 4Mx16 3.3V |
| W9864G6IH-7 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4BANKS 】 16BITS SDRAM |
| W9864G6IH-7S | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M 】 4BANKS 】 16BITS SDRAM |
| W9864G6JB-6 | 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 制造商:Winbond Electronics Corp 功能描述:IC SDRAM 64MBIT 166MHZ 60VFBGA |
| W9864G6JH | 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。