- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄203637 > W9751G8JB-18 (WINBOND ELECTRONICS CORP) DDR DRAM, PBGA84 PDF資料下載
參數(shù)資料
| 型號(hào)： | W9751G8JB-18 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | DDR DRAM, PBGA84 |
| 封裝： | 8 X 12.50 MM, ROHS COMPLIANT, WBGA-84 |
| 文件頁(yè)數(shù)： | 12/17頁(yè) |
| 文件大?。?/td> | 1458K |
| 代理商： | W9751G8JB-18 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
W9751G8JB
Publication Release Date: Oct. 12, 2010
- 4 -
Revision A01
1.
GENERAL DESCRIPTION
The W9751G8JB is a 512M bits DDR2 SDRAM, organized as 16,777,216 words
4 banks 8 bits.
This device achieves high speed transfer rates up to 1066Mb/sec/pin (DDR2-1066) for general
applications. W9751G8JB is sorted into the following speed grades: -18, -25, 25I and -3. The -18 is
compliant to the DDR2-1066 (7-7-7) specification. The -25/25I are compliant to the DDR2-800 (5-5-5)
or DDR2-800 (6-6-6) specification (the 25I industrial grade which is guaranteed to support -40°C
≤
TCASE
≤ 95°C). The -3 is compliant to the DDR2-667 (5-5-5) specification.
All of the control and address inputs are synchronized with a pair of externally supplied differential
clocks. Inputs are latched at the cross point of differential clocks (CLK rising and CLK falling). All
I/Os are synchronized with a single ended DQS or differential DQS- DQS pair in a source
synchronous fashion.
2.
FEATURES
Power Supply: VDD, VDDQ = 1.8 V
0.1 V
Double Data Rate architecture: two data transfers per clock cycle
CAS Latency: 3, 4, 5, 6 and 7
Burst Length: 4 and 8
Bi-directional, differential data strobes (DQS and DQS ) are transmitted / received with data
Edge-aligned with Read data and center-aligned with Write data
DLL aligns DQ and DQS transitions with clock
Differential clock inputs (CLK and
CLK )
Data masks (DM) for write data.
Commands entered on each positive CLK edge, data and data mask are referenced to both edges
of DQS
Posted CAS programmable additive latency supported to make command and data bus efficiency
Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal
quality
Auto-precharge operation for read and write bursts
Auto Refresh and Self Refresh modes
Precharged Power Down and Active Power Down
Write Data Mask
Write Latency = Read Latency - 1 (WL = RL - 1)
Interface: SSTL_18
Packaged in WBGA 60 Ball (8X12.5 mm
2), using Lead free materials with RoHS compliant
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W9812G21H-6I | 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86 |
| W9812G21H-6C | 4M X 32 SYNCHRONOUS DRAM, 4.5 ns, PDSO86 |
| W9812G6JH-6 | 8M X 16 SYNCHRONOUS DRAM, 5 ns, PDSO54 |
| W986416AH-10 | 4M X 16 SYNCHRONOUS DRAM, 8 ns, PDSO54 |
| W986432DH-6 | 2M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W9751G8KB-25 | 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 512MBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 512MBIT 2.5NS BGA |
| W979H2KBQX2I | 制造商:Winbond Electronics Corp 功能描述: 制造商:Winbond Electronics Corp 功能描述:512MB LPDDR2, X32, 400MHZ, -40 |
| W97ACPX-1 | 制造商:Struthers-Dunn 功能描述: |
| W97ACPX-2 | 制造商:Magnecraft 功能描述:Electromechanical Relay DPDT-DB/DPDT-DM 25A 24VAC Plug-In 制造商:Struthers-Dunn 功能描述:Electromechanical Relay DPDT-DB/DPDT-DM 25A 24VAC Plug-In |
| W97ACPX-3 | 制造商:Struthers-Dunn 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。