- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄203637 > W9712G8JB-3 (WINBOND ELECTRONICS CORP) DDR DRAM, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | W9712G8JB-3 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | DDR DRAM, PBGA60 |
| 封裝： | 8 X 12.50 MM, ROHS COMPLIANT, WBGA-60 |
| 文件頁數(shù)： | 4/86頁 |
| 文件大小： | 1039K |
| 代理商： | W9712G8JB-3 |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
W9712G8JB
Publication Release Date: Oct. 12, 2010
- 12 -
Revision A01
7.2.2.2
DLL Enable/Disable
The DLL must be enabled for normal operation. DLL enable is required during power-up initialization,
and upon returning to normal operation after having the DLL disabled. The DLL is automatically
disabled when entering Self Refresh operation and is automatically re-enabled and reset upon exit of
Self Refresh operation. Any time the DLL is enabled (and subsequently reset), 200 clock cycles must
occur before a Read command can be issued to allow time for the internal clock to be synchronized
with the external clock. Failing to wait for synchronization to occur may result in a violation of the tAC
or tDQSCK parameters.
A12
A11
A10
A9
A8A7
A6A5A4
A3A2A1
A0
0
1
OCD program
BT
Rtt
Address Field
Extended Mode Register (1)
BA1
BA0
MRS mode
0
1
11
MRS
EMR (1)
EMR (2)
EMR (3)
A6
A2
0
1
11
WR
Additive Latency
Qoff
RDQS
DQS
Rtt
D.I.C
DLL
Rtt (nominal)
ODT disabled
75 ohm
150 ohm
50 ohm*1
0
A0
1
DLL Enable
Enable
Disable
OCD Calibration Program
OCD calibration mode exit; matain setting
Adjust mode*2
OCD Calibration default*3
Drive (1)
Drive (0)
A9
A8
A7
1
00
0
11
1
00
0
Driver impedance adjustment
A12
1
0
Output buffer enabled
Qoff
Output buffer disabled
A10
1
0
DQS
Enable
Disable
Output driver
impedance control
Reduced
Normal
A1
0
1
A5
0
1
A4
0
1
0
1
A3
0
1
0
1
0
1
0
Latency
0
3
4
Resesved
6
1
2
Driver strength control
Driver size
100%
60%
5
Additive Latency
BA1
BA0
A11
1
0
RDQS Enable*4
Disable
Enable
A10
(DQS Enable)
0 (Enable)
1 (Disable)
0 (Enable)
1 (Disable)
0 (Disable)
1 (Enable)
A11
(RDQS Enable)
Strobe Function Matrix
DQS
DQS
DQS
DQS
Hi-z
RDQS/DM
RDQS
DQS
Hi-z
DQS
Hi-z
RDQS
Hi-z
DM
RDQS
DDR
2-
667/
80
0(
-3/
-25)
D
R2-
1066
(
-1
8)
Notes:
1. Optional for DDR2-667, mandatory for DDR2-800 and DDR2-1066.
2. When Adjust mode is issued, AL from previously set value must be applied.
3. After setting to default, OCD calibration mode needs to be exited by setting A9-A7 to 000. Refer to the section 7.2.3 for
detailed information.
4. If RDQS is enabled, the DM function is disabled. RDQS is active for reads and don’t care for writes.
Figure 3 – EMR (1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W971GG6IB-25 | 32M X 16 DDR DRAM, 0.4 ns, PBGA84 |
| W9751G6JB-25A | 32M X 16 DDR DRAM, 0.4 ns, PBGA84 |
| W9751G8JB-18 | DDR DRAM, PBGA84 |
| W9812G21H-6I | 4M X 32 SYNCHRONOUS DRAM, 5 ns, PDSO86 |
| W9812G21H-6C | 4M X 32 SYNCHRONOUS DRAM, 4.5 ns, PDSO86 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W971GG6JB | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 8 BANKS ? 16 BIT DDR2 SDRAM |
| W971GG6JB-18 | 制造商:Winbond Electronics Corp 功能描述:1GB DDR2 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 1GBIT 1.875NS |
| W971GG6JB-25 | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 1G-Bit 64Mx16 1.8V 84-Pin WBGA 制造商:Winbond Electronics 功能描述:64MBX16 DDR2 制造商:Winbond 功能描述:DRAM Chip DDR2 SDRAM 1G-Bit 64Mx16 1.8V 84-Pin WBGA |
| W971GG6JB25I | 功能描述:IC DDR2 SDRAM 1GBIT 84WBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:32K (4K x 8) 速度:100kHz，400kHz 接口:I²C，2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) 其它名稱:CAV24C32WE-GT3OSTR |
| W971GG6JB-25I | 制造商:Winbond Electronics 功能描述:-40~85 1GB DDR2 FOR INDUSTRY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。