- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245655 > W3E64M16S-266SBC (MICROSEMI CORP-PMG MICROELECTRONICS) 64M X 16 DDR DRAM, 0.75 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | W3E64M16S-266SBC |
| 廠商： | MICROSEMI CORP-PMG MICROELECTRONICS |
| 元件分類： | DRAM |
| 英文描述： | 64M X 16 DDR DRAM, 0.75 ns, PBGA60 |
| 封裝： | 10 X 12.50 MM, PLASTIC, BGA-60 |
| 文件頁數(shù)： | 10/17頁 |
| 文件大?。?/td> | 761K |
| 代理商： | W3E64M16S-266SBC |
2
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3E64M16S-XSBX
January 2007
Rev. 5
TSOP Approach (mm)
22.3
11.9
64Mx16
66
TSOP
I/O
Count
I/O
Count
Area
265mm2
125mm2
53%
66 pins
60 Balls
9%
Area
2 x 125mm2 = 250mm2
125mm2
50%
2 x 60 balls = 120 balls
60 Balls
50%
S
A
V
I
N
G
S
Actual Size
W3E64M16S-XSBX
12.5
10
S
A
V
I
N
G
S
CSP Approach (mm)
60
FBGA
10.0
60
FBGA
12.5
Actual Size
W3E64M16S-XSBX
DENSITY COMPARISONS
sequence. Accesses begin with the registration of an
ACTIVE command, which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank
and row to be accessed. The address bits registered
coincident with the READ or WRITE command are used
to select the bank and the starting column location for the
burst access.
The DDR SDRAM provides for programmable READ
or WRITE burst lengths of 2, 4, or 8 locations. An auto
precharge function may be enabled to provide a self-
timed row precharge that is initiated at the end of the
burst access.
The pipelined, multibank architecture of DDR SDRAMs
allows for concurrent operation, thereby providing high
effective bandwidth by hiding row precharge and activation
time.
An auto refresh mode is provided, along with a power-
saving power-down mode.
FUNCTIONAL DESCRIPTION
Read and write accesses to the DDR SDRAM are burst
oriented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an
ACTIVE command which is then followed by a READ or
WRITE command. The address bits registered coincident
with the ACTIVE command are used to select the bank and
row to be accessed (BA0 and BA1 select the bank, A0-12
select the row). The address bits registered coincident
with the READ or WRITE command are used to select the
starting column location for the burst access.
Prior to normal operation, the DDR SDRAM must be initial-
ized. The following sections provide detailed information
covering device initialization, register denition, command
descriptions and device operation.
10
10.0
12.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WE256K8200CC | 256K X 8 EEPROM 5V MODULE, 200 ns, CDIP32 |
| WE32K32N-150G2UMA | EEPROM 5V MODULE, CQFP68 |
| WED3EG7232S403JD3SG | 32M X 72 DDR DRAM MODULE, 0.7 ns, DMA184 |
| WF2M16-120DAC5A | 2M X 16 FLASH 5V PROM MODULE, 120 ns, CDSO56 |
| WF2M16-120FLM5A | 2M X 16 FLASH 5V PROM MODULE, 120 ns, CDFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3E64M16S-266SBI | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 266 MHZ, 60 PBGA, INDUSTRIAL TEMP. - Bulk |
| W3E64M16S-266SBM | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 266 MHZ, 60 PBGA, MIL-TEMP. - Bulk |
| W3E64M16S-333NBC | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 333 MHZ, 60 PBGA, COMMERCIAL TEMP. - Bulk |
| W3E64M16S-333NBI | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 333 MHZ, 60 PBGA, INDUSTRIAL TEMP. - Bulk |
| W3E64M16S-333NBM | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 333 MHZ, 60 PBGA, MIL-TEMP. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。