- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245703 > W29S201T-55 (WINBOND ELECTRONICS CORP) 128K X 16 FLASH 5V PROM, 17 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | W29S201T-55 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 128K X 16 FLASH 5V PROM, 17 ns, PDSO48 |
| 封裝： | 12 X 20 MM, TSOP1-48 |
| 文件頁數(shù)： | 26/31頁 |
| 文件大?。?/td> | 253K |
| 代理商： | W29S201T-55 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁
Preliminary W29S201
- 4 -
to operate at a system clock frequency as high as 50/40Mhz with only 3 initial wait-states (3-1-1-1)
required for the initial random access depending on the host performance and capability on the starting &
ending burst address. Refer to the timing waveforms for further details.
Reset Operation
The RESET input pin can be used in some application. When RESET pin is at high state, the device
is in normal operation mode. When RESET pin is driven low for at least a period of TRP, it will halts the
device and all outputs are at high impedance state. The device also resets the internal state machine to
reading array data. The operation that was interrupted should be reinitiated once the device is ready to
accept another command sequence, to assure data integrity.
As the high state re-asserted to the
RESET pin, the device will return to read or standby mode, it depends on the control signals.
The
system can read data TRH after the RESET pin returns to VIH. The other function for RESET pin is
temporary reset the boot block.
By applying the 12V to RESET pin, the boot block can be
reprogrammed even though the boot block lockout function is enabled.
Boot Block Operation
There is one 8K-word boot block in this device, which can be used to store boot code. It is located in the
first 8K words of the memory with the address range from 0000(hex) to 1FFF(hex).
See Command Codes for Boot Block Lockout Enable for the specific code. Once this feature is set the
data for the designated block cannot be erased or programmed (programming lockout); other memory
locations can be changed by the regular programming method. Once the boot block programming
lockout feature is activated, the chip erase function will be disable.
There is one condition that the lockout feature can be overrides. Just apply 12V to RESET pin, the
lockout feature will temporary be inactivated and the block can be erased/programmed. Once the
RESET pin returns to TTL level, the lockout feature will be activated again.
In order to detect whether the boot block feature is set on the 8K-words block, users can perform
software command sequence: enter the product identification mode (see Command Codes for
Identification/Boot Block Lockout Detection for specific code), and then read from address "0002 hex". If
the output data in DQ0 is "1", the boot block programming lockout feature is activated; if the output data
in DQ0 is "0", the lockout feature is inactivated and the block can be erased or programmed.
To return to normal operation, perform a three-byte command sequence (or an alternate single-word
command) to exit the identification mode. For the specific code, see Command Codes for
Identification/Boot Block Lockout Detection.
Chip Erase Operation
The chip-erase mode can be initiated by a six-word command sequence. After the command loading
cycle, the device enters the internal chip erase mode, which is automatically timed and will be
completed in a fast 100 mS (typical). The host system is not required to provide any control or timing
during this operation. The entire memory array will be erased to FF(hex). by the chip erase operation if
the boot block programming lockout feature is not activated. Once the boot block lockout feature is
activated, the chip erase function will be disable. The device will automatically return to normal read
mode after the erase operation completed. Data polling and/or Toggle Bits can be used to detect end of
erase cycle.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS1M8-20FCA | 1M X 8 STANDARD SRAM, 20 ns, CDFP36 |
| WS1M8-45FM | 1M X 8 STANDARD SRAM, 45 ns, CDFP36 |
| WS1M8L-45FM | 1M X 8 STANDARD SRAM, 45 ns, CDFP36 |
| WMS128K8C-35DEIE | 128K X 8 STANDARD SRAM, 35 ns, CDSO32 |
| WE256K8150CI | 256K X 8 EEPROM 5V MODULE, 150 ns, CDIP32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W2A-1819 | 制造商:Nexans 功能描述:MULTI CONDUCTORS |
| W2A21A101J4T2A | 功能描述:電容器陣列與網(wǎng)絡(luò) 100v 100pF 5% Tol. RoHS:否 制造商:AVX 電容:0.1 uF 容差:20 % 電壓額定值:6.3 V 元件數(shù)量:2 工作溫度范圍: 外殼長度:0.8 mm 外殼寬度:1.6 mm 外殼高度:0.5 mm 端接類型:SMD/SMT 系列:PG |
| W2A21A101KAT2A | 功能描述:電容器陣列與網(wǎng)絡(luò) 100v 100pF 20% Tol. RoHS:否 制造商:AVX 電容:0.1 uF 容差:20 % 電壓額定值:6.3 V 元件數(shù)量:2 工作溫度范圍: 外殼長度:0.8 mm 外殼寬度:1.6 mm 外殼高度:0.5 mm 端接類型:SMD/SMT 系列:PG |
| W2A21A220KAT2A | 功能描述:電容器陣列與網(wǎng)絡(luò) 100v 22pF 10% Tol. RoHS:否 制造商:AVX 電容:0.1 uF 容差:20 % 電壓額定值:6.3 V 元件數(shù)量:2 工作溫度范圍: 外殼長度:0.8 mm 外殼寬度:1.6 mm 外殼高度:0.5 mm 端接類型:SMD/SMT 系列:PG |
| W2A21A330KAT2A | 功能描述:電容器陣列與網(wǎng)絡(luò) 100v 33pF 10% Tol. RoHS:否 制造商:AVX 電容:0.1 uF 容差:20 % 電壓額定值:6.3 V 元件數(shù)量:2 工作溫度范圍: 外殼長度:0.8 mm 外殼寬度:1.6 mm 外殼高度:0.5 mm 端接類型:SMD/SMT 系列:PG |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。