參數(shù)資料
型號(hào): W25X40BLSNIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 4M X 1 FLASH 2.7V PROM, PDSO8
封裝: 0.150 INCH, GREEN, PLASTIC, SOIC-8
文件頁(yè)數(shù): 3/53頁(yè)
文件大?。?/td> 2041K
代理商: W25X40BLSNIG
W25X10BL/20BL/40BL
Publication Release Date: October 14, 2009
- 11 -
Preliminary -- Revision A
9.
CONTROL AND STATUS REGISTERS
The Read Status Register instruction can be used to provide status on the availability of the Flash
memory array, if the device is write enabled or disabled, and the state of write protection. The Write
Status Register instruction can be used to configure the device write protection features. See Figure 3.
9.1
STATUS REGISTER
9.1.1
BUSY
BUSY is a read only bit in the status register (S0) that is set to a 1 state when the device is executing a
Page Program, Sector Erase, Block Erase, Chip Erase or Write Status Register instruction. During this
time the device will ignore further instructions except for the Read Status Register instruction (see tW,
tPP, tSE, tBE, and tCE in AC Characteristics). When the program, erase or write status register
instruction has completed, the BUSY bit will be cleared to a 0 state indicating the device is ready for
further instructions.
9.1.2
Write Enable Latch (WEL)
Write Enable Latch (WEL) is a read only bit in the status register (S1) that is set to a 1 after executing
a Write Enable Instruction. The WEL status bit is cleared to a 0 when the device is write disabled. A
write disable state occurs upon power-up or after any of the following instructions: Write Disable, Page
Program, Sector Erase, Block Erase, Chip Erase and Write Status Register.
9.1.3
Block Protect Bits (BP2, BP1, BP0)
The Block Protect Bits (BP2, BP1, and BP0) are non-volatile read/write bits in the status register (S4,
S3, and S2) that provide Write Protection control and status. Block Protect bits can be set using the
Write Status Register Instruction (see tW in AC characteristics). All, none or a portion of the memory
array can be protected from Program and Erase instructions (see Status Register Memory Protection
table). The factory default setting for the Block Protection Bits is 0, none of the array protected. The
Block Protect bits cannot be written to if the Status Register Protect (SRP) bit is set to 1 and the Write
Protect (/WP) pin is low.
9.1.4
Top/Bottom Block Protect (TB)
The Top/Bottom bit (TB) controls if the Block Protect Bits (BP2, BP1, BP0) protect from the Top (TB=0)
or the Bottom (TB=1) of the array as shown in the Status Register Memory Protection table. The TB bit
is non-volatile and the factory default setting is TB=0. The TB bit can be set with the Write Status
Register Instruction provided that the Write Enable instruction has been issued. The TB bit cannot be
written to if the Status Register Protect (SRP) bit is set to 1 and the Write Protect (/WP) pin is low.
9.1.5
Reserved Bits
Status register bit location S6 is reserved for future use. Current devices will read 0 for this bit location.
It is recommended to mask out the reserved bit when testing the Status Register. Doing this will ensure
compatibility with future devices.
相關(guān)PDF資料
PDF描述
W3H128M72ER-667SBC 128M X 72 DDR DRAM, 0.5 ns, PBGA255
W3H128M72ER-667SBM 128M X 72 DDR DRAM, 0.5 ns, PBGA255
W3EG72126S262AJD3SG 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
W3EG72126S265JD3SG 128M X 72 DDR DRAM MODULE, 0.75 ns, DMA184
W3H128M72E0533SBM DDR DRAM, PBGA208
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25X40BLSSIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI
W25X40BLSVIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI
W25X40BLUXIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:2.5V 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI
W25X40BLZPIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT 2.5V SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI
W25X40BV 制造商:WINBOND 制造商全稱:Winbond 功能描述:1M-BIT, 2M-BIT AND 4M-BIT SERIAL FLASH MEMORY WITH 4KB SECTORS AND DUAL I/O SPI